/* * Copyright (c) 2014 Redpine Signals Inc. * * Permission to use, copy, modify, and/or distribute this software for any * purpose with or without fee is hereby granted, provided that the above * copyright notice and this permission notice appear in all copies. * * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE. #ifndef __RSI_MGMT_H__#define __RSI_MGMT_H__#include <linux/sort.h>#include "rsi_boot_params.h" #include "rsi_main.h" #define MAX_MGMT_PKT_SIZE 512#define RSI_NEEDED_HEADROOM 84#define RSI_RCV_BUFFER_LEN 2000#define RSI_11B_MODE 0#define RSI_11G_MODE BIT(7)#define RETRY_COUNT 8#define RETRY_LONG 4#define RETRY_SHORT 7#define WMM_SHORT_SLOT_TIME 9#define SIFS_DURATION 16#define EAPOL4_PACKET_LEN 0x85#define KEY_TYPE_CLEAR 0#define RSI_PAIRWISE_KEY 1#define RSI_GROUP_KEY 2/* EPPROM_READ_ADDRESS */ #define WLAN_MAC_EEPROM_ADDR 40#define WLAN_MAC_MAGIC_WORD_LEN 0x01#define WLAN_HOST_MODE_LEN 0x04#define WLAN_FW_VERSION_LEN 0x08#define MAGIC_WORD 0x5A#define WLAN_EEPROM_RFTYPE_ADDR 424/*WOWLAN RESUME WAKEUP TYPES*/ #define RSI_UNICAST_MAGIC_PKT BIT(0)#define RSI_BROADCAST_MAGICPKT BIT(1)#define RSI_EAPOL_PKT BIT(2)#define RSI_DISCONNECT_PKT BIT(3)#define RSI_HW_BMISS_PKT BIT(4)#define RSI_INSERT_SEQ_IN_FW BIT(2)#define WOW_MAX_FILTERS_PER_LIST 16#define WOW_PATTERN_SIZE 256/* Receive Frame Types */ #define RSI_RX_DESC_MSG_TYPE_OFFSET 2#define TA_CONFIRM_TYPE 0x01#define RX_DOT11_MGMT 0x02#define TX_STATUS_IND 0x04#define BEACON_EVENT_IND 0x08#define EAPOL4_CONFIRM 1#define PROBEREQ_CONFIRM 2#define CARD_READY_IND 0x00#define SLEEP_NOTIFY_IND 0x06#define RSI_TX_STATUS_TYPE 15#define RSI_TX_STATUS 12#define RSI_DELETE_PEER 0x0#define RSI_ADD_PEER 0x1#define START_AMPDU_AGGR 0x1#define STOP_AMPDU_AGGR 0x0#define INTERNAL_MGMT_PKT 0x99#define PUT_BBP_RESET 0#define BBP_REG_WRITE 0#define RF_RESET_ENABLE BIT(3)#define RATE_INFO_ENABLE BIT(0)#define MORE_DATA_PRESENT BIT(1)#define RSI_BROADCAST_PKT BIT(9)#define RSI_DESC_REQUIRE_CFM_TO_HOST BIT(2)#define RSI_ADD_DELTA_TSF_VAP_ID BIT(3)#define RSI_FETCH_RETRY_CNT_FRM_HST BIT(4)#define RSI_QOS_ENABLE BIT(12)#define RSI_REKEY_PURPOSE BIT(13)#define RSI_ENCRYPT_PKT BIT(15)#define RSI_SET_PS_ENABLE BIT(12)#define RSI_CMDDESC_40MHZ BIT(4)#define RSI_CMDDESC_UPPER_20_ENABLE BIT(5)#define RSI_CMDDESC_LOWER_20_ENABLE BIT(6)#define RSI_CMDDESC_FULL_40_ENABLE (BIT(5) | BIT(6))#define UPPER_20_ENABLE (0x2 << 12)#define LOWER_20_ENABLE (0x4 << 12)#define FULL40M_ENABLE 0x6#define RSI_LMAC_CLOCK_80MHZ 0x1#define RSI_ENABLE_40MHZ (0x1 << 3)#define ENABLE_SHORTGI_RATE BIT(9)#define RX_BA_INDICATION 1#define RSI_TBL_SZ 40#define MAX_RETRIES 8#define RSI_IFTYPE_STATION 0#define STD_RATE_MCS7 0x07#define STD_RATE_MCS6 0x06#define STD_RATE_MCS5 0x05#define STD_RATE_MCS4 0x04#define STD_RATE_MCS3 0x03#define STD_RATE_MCS2 0x02#define STD_RATE_MCS1 0x01#define STD_RATE_MCS0 0x00#define STD_RATE_54 0x6c#define STD_RATE_48 0x60#define STD_RATE_36 0x48#define STD_RATE_24 0x30#define STD_RATE_18 0x24#define STD_RATE_12 0x18#define STD_RATE_11 0x16#define STD_RATE_09 0x12#define STD_RATE_06 0x0C#define STD_RATE_5_5 0x0B#define STD_RATE_02 0x04#define STD_RATE_01 0x02#define RSI_RF_TYPE 1#define RSI_RATE_00 0x00#define RSI_RATE_1 0x0#define RSI_RATE_2 0x2#define RSI_RATE_5_5 0x4#define RSI_RATE_11 0x6#define RSI_RATE_6 0x8b#define RSI_RATE_9 0x8f#define RSI_RATE_12 0x8a#define RSI_RATE_18 0x8e#define RSI_RATE_24 0x89#define RSI_RATE_36 0x8d#define RSI_RATE_48 0x88#define RSI_RATE_54 0x8c#define RSI_RATE_MCS0 0x100#define RSI_RATE_MCS1 0x101#define RSI_RATE_MCS2 0x102#define RSI_RATE_MCS3 0x103#define RSI_RATE_MCS4 0x104#define RSI_RATE_MCS5 0x105#define RSI_RATE_MCS6 0x106#define RSI_RATE_MCS7 0x107#define RSI_RATE_MCS7_SG 0x307#define RSI_RATE_AUTO 0xffff#define BW_20MHZ 0#define BW_40MHZ 1#define EP_2GHZ_20MHZ 0#define EP_2GHZ_40MHZ 1#define EP_5GHZ_20MHZ 2#define EP_5GHZ_40MHZ 3#define SIFS_TX_11N_VALUE 580#define SIFS_TX_11B_VALUE 346#define SHORT_SLOT_VALUE 360#define LONG_SLOT_VALUE 640#define OFDM_ACK_TOUT_VALUE 2720#define CCK_ACK_TOUT_VALUE 9440#define LONG_PREAMBLE 0x0000#define SHORT_PREAMBLE 0x0001#define RSI_SUPP_FILTERS (FIF_ALLMULTI | FIF_PROBE_REQ |\#define ANTENNA_SEL_INT 0x02 /* RF_OUT_2 / Integerated */ #define ANTENNA_SEL_UFL 0x03 /* RF_OUT_1 / U.FL */ #define ANTENNA_MASK_VALUE 0x00ff#define ANTENNA_SEL_TYPE 1/* Rx filter word definitions */ #define PROMISCOUS_MODE BIT(0)#define ALLOW_DATA_ASSOC_PEER BIT(1)#define ALLOW_MGMT_ASSOC_PEER BIT(2)#define ALLOW_CTRL_ASSOC_PEER BIT(3)#define DISALLOW_BEACONS BIT(4)#define ALLOW_CONN_PEER_MGMT_WHILE_BUF_FULL BIT(5)#define DISALLOW_BROADCAST_DATA BIT(6)#define RSI_MPDU_DENSITY 0x8#define RSI_CHAN_RADAR BIT(7)#define RSI_BEACON_INTERVAL 200#define RSI_DTIM_COUNT 2#define RSI_PS_DISABLE_IND BIT(15)#define RSI_PS_ENABLE 1#define RSI_PS_DISABLE 0#define RSI_DEEP_SLEEP 1#define RSI_CONNECTED_SLEEP 2#define RSI_SLEEP_REQUEST 1#define RSI_WAKEUP_REQUEST 2#define RSI_IEEE80211_UAPSD_QUEUES \#define RSI_DESC_VAP_ID_MASK 0xC000u#define RSI_DESC_VAP_ID_OFST 14#define RSI_DATA_DESC_MAC_BBP_INFO BIT(0)#define RSI_DATA_DESC_NO_ACK_IND BIT(9)#define RSI_DATA_DESC_QOS_EN BIT(12)#define RSI_DATA_DESC_NORMAL_FRAME 0x00#define RSI_DATA_DESC_DTIM_BEACON_GATED_FRAME BIT(10)#define RSI_DATA_DESC_BEACON_FRAME BIT(11)#define RSI_DATA_DESC_DTIM_BEACON (BIT(10) | BIT(11))#define RSI_DATA_DESC_INSERT_TSF BIT(15)#define RSI_DATA_DESC_INSERT_SEQ_NO BIT(2)#ifdef CONFIG_PM#define RSI_WOW_ANY BIT(1)#define RSI_WOW_GTK_REKEY BIT(3)#define RSI_WOW_MAGIC_PKT BIT(4)#define RSI_WOW_DISCONNECT BIT(5)#endif #define RSI_MAX_TX_AGGR_FRMS 8#define RSI_MAX_RX_AGGR_FRMS 8#define RSI_MAX_SCAN_SSIDS 16#define RSI_MAX_SCAN_IE_LEN 256enum opmode {enum vap_status {enum peer_type {extern struct ieee80211_rate rsi_rates[12];extern const u16 rsi_mcsrates[8];enum sta_notify_events {/* Send Frames Types */ enum cmd_frame_type {struct rsi_mac_frame {#define PWR_SAVE_WAKEUP_IND BIT(0)#define TCP_CHECK_SUM_OFFLOAD BIT(1)#define CONFIRM_REQUIRED_TO_HOST BIT(2)#define ADD_DELTA_TSF BIT(3)#define FETCH_RETRY_CNT_FROM_HOST_DESC BIT(4)#define EOSP_INDICATION BIT(5)#define REQUIRE_TSF_SYNC_CONFIRM BIT(6)#define ENCAP_MGMT_PKT BIT(7)#define DESC_IMMEDIATE_WAKEUP BIT(15)struct rsi_xtended_desc {struct rsi_cmd_desc_dword0 {struct rsi_cmd_desc_dword1 {struct rsi_cmd_desc_dword2 {/* Packet specific data */ struct rsi_cmd_desc_dword3 {struct rsi_cmd_desc {struct rsi_cmd_desc_dword0 desc_dword0;struct rsi_cmd_desc_dword1 desc_dword1;struct rsi_cmd_desc_dword2 desc_dword2;struct rsi_cmd_desc_dword3 desc_dword3;struct rsi_boot_params {struct bootup_params bootup_params;struct rsi_boot_params_9116 {struct rsi_cmd_desc_dword0 desc_dword0;struct rsi_cmd_desc_dword1 desc_dword1;struct rsi_cmd_desc_dword2 desc_dword2;struct bootup_params_9116 bootup_params;struct rsi_peer_notify {struct rsi_cmd_desc desc;/* Aggregation params flags */ #define RSI_AGGR_PARAMS_TID_MASK 0xf#define RSI_AGGR_PARAMS_START BIT(4)#define RSI_AGGR_PARAMS_RX_AGGR BIT(5)struct rsi_aggr_params {struct rsi_cmd_desc_dword0 desc_dword0;struct rsi_cmd_desc_dword0 desc_dword1;struct rsi_bb_rf_prog {struct rsi_cmd_desc_dword0 desc_dword0;struct rsi_chan_config {struct rsi_cmd_desc_dword0 desc_dword0;struct rsi_cmd_desc_dword1 desc_dword1;struct rsi_vap_caps {struct rsi_cmd_desc_dword0 desc_dword0;struct rsi_ant_sel_frame {struct rsi_cmd_desc_dword0 desc_dword0;struct rsi_dynamic_s {struct rsi_cmd_desc_dword0 desc_dword0;struct rsi_cmd_desc_dword1 desc_dword1;struct rsi_cmd_desc_dword2 desc_dword2;struct rsi_cmd_desc_dword3 desc_dword3;struct framebody {/* Key descriptor flags */ #define RSI_KEY_TYPE_BROADCAST BIT(1)#define RSI_WEP_KEY BIT(2)#define RSI_WEP_KEY_104 BIT(3)#define RSI_CIPHER_WPA BIT(4)#define RSI_CIPHER_TKIP BIT(5)#define RSI_KEY_MODE_AP BIT(7)#define RSI_PROTECT_DATA_FRAMES BIT(13)#define RSI_KEY_ID_MASK 0xC0#define RSI_KEY_ID_OFFSET 14struct rsi_set_key {struct rsi_cmd_desc_dword0 desc_dword0;struct rsi_cmd_desc_dword1 desc_dword1;struct rsi_auto_rate {struct rsi_cmd_desc desc;#define QUIET_INFO_VALID BIT(0)#define QUIET_ENABLE BIT(1)struct rsi_block_unblock_data {struct rsi_cmd_desc_dword0 desc_dword0;struct qos_params {struct rsi_radio_caps {struct rsi_cmd_desc_dword0 desc_dword0;struct rsi_cmd_desc_dword0 desc_dword1;struct qos_params qos_params[MAX_HW_QUEUES];/* ULP GPIO flags */ #define RSI_GPIO_MOTION_SENSOR_ULP_WAKEUP BIT(0)#define RSI_GPIO_SLEEP_IND_FROM_DEVICE BIT(1)#define RSI_GPIO_2_ULP BIT(2)#define RSI_GPIO_PUSH_BUTTON_ULP_WAKEUP BIT(3)/* SOC GPIO flags */ #define RSI_GPIO_0_PSPI_CSN_0 BIT(0)#define RSI_GPIO_1_PSPI_CSN_1 BIT(1)#define RSI_GPIO_2_HOST_WAKEUP_INTR BIT(2)#define RSI_GPIO_3_PSPI_DATA_0 BIT(3)#define RSI_GPIO_4_PSPI_DATA_1 BIT(4)#define RSI_GPIO_5_PSPI_DATA_2 BIT(5)#define RSI_GPIO_6_PSPI_DATA_3 BIT(6)#define RSI_GPIO_7_I2C_SCL BIT(7)#define RSI_GPIO_8_I2C_SDA BIT(8)#define RSI_GPIO_9_UART1_RX BIT(9)#define RSI_GPIO_10_UART1_TX BIT(10)#define RSI_GPIO_11_UART1_RTS_I2S_CLK BIT(11)#define RSI_GPIO_12_UART1_CTS_I2S_WS BIT(12)#define RSI_GPIO_13_DBG_UART_RX_I2S_DIN BIT(13)#define RSI_GPIO_14_DBG_UART_RX_I2S_DOUT BIT(14)#define RSI_GPIO_15_LP_WAKEUP_BOOT_BYPASS BIT(15)#define RSI_GPIO_16_LED_0 BIT(16)#define RSI_GPIO_17_BTCOEX_WLAN_ACT_EXT_ANT_SEL BIT(17)#define RSI_GPIO_18_BTCOEX_BT_PRIO_EXT_ANT_SEL BIT(18)#define RSI_GPIO_19_BTCOEX_BT_ACT_EXT_ON_OFF BIT(19)#define RSI_GPIO_20_RF_RESET BIT(20)#define RSI_GPIO_21_SLEEP_IND_FROM_DEVICE BIT(21)#define RSI_UNUSED_SOC_GPIO_BITMAP (RSI_GPIO_9_UART1_RX | \#define RSI_UNUSED_ULP_GPIO_BITMAP (RSI_GPIO_MOTION_SENSOR_ULP_WAKEUP | \struct rsi_config_vals {/* 0 for no handshake, * 1 for GPIO based handshake, * 2 packet handshake /* Packet info flags */ #define RSI_EEPROM_HDR_SIZE_OFFSET 8#define RSI_EEPROM_HDR_SIZE_MASK 0x300#define RSI_EEPROM_LEN_OFFSET 20#define RSI_EEPROM_LEN_MASK 0xFFF00000struct rsi_eeprom_read_frame {struct rsi_request_ps {struct rsi_cmd_desc desc;struct ps_sleep_params ps_sleep;struct rsi_wowlan_req {struct rsi_cmd_desc desc;#define RSI_START_BGSCAN 1#define RSI_STOP_BGSCAN 0#define HOST_BG_SCAN_TRIG BIT(4)struct rsi_bgscan_config {struct rsi_cmd_desc_dword0 desc_dword0;struct rsi_bgscan_probe {struct rsi_cmd_desc_dword0 desc_dword0;#define RSI_DUTY_CYCLING BIT(0)#define RSI_END_OF_FRAME BIT(1)#define RSI_SIFS_TX_ENABLE BIT(2)#define RSI_DPD BIT(3)struct rsi_wlan_9116_features {struct rsi_cmd_desc desc;static inline u32 rsi_get_queueno(u8 *addr, u16 offset)return (le16_to_cpu(*(__le16 *)&addr[offset]) & 0x7000) >> 12;static inline u32 rsi_get_length(u8 *addr, u16 offset)return (le16_to_cpu(*(__le16 *)&addr[offset])) & 0x0fff;static inline u8 rsi_get_extended_desc(u8 *addr, u16 offset)return le16_to_cpu(*((__le16 *)&addr[offset + 4])) & 0x00ff;static inline u8 rsi_get_rssi(u8 *addr)return *(u8 *)(addr + FRAME_DESC_SZ);static inline u8 rsi_get_channel(u8 *addr)return *(char *)(addr + 15);static inline void rsi_set_len_qno(__le16 *addr, u16 len, u8 qno)int rsi_handle_card_ready(struct rsi_common *common, u8 *msg);int rsi_mgmt_pkt_recv(struct rsi_common *common, u8 *msg);int rsi_set_vap_capabilities(struct rsi_common *common, enum opmode mode,int rsi_send_aggregation_params_frame(struct rsi_common *common, u16 tid,int rsi_hal_load_key(struct rsi_common *common, u8 *data, u16 key_len,struct ieee80211_vif *vif);int rsi_set_channel(struct rsi_common *common,struct ieee80211_channel *channel);int rsi_send_vap_dynamic_update(struct rsi_common *common);int rsi_send_block_unblock_frame(struct rsi_common *common, bool event);int rsi_hal_send_sta_notify_frame(struct rsi_common *common, enum opmode opmode,const unsigned char *bssid,struct ieee80211_vif *vif);void rsi_inform_bss_status(struct rsi_common *common, enum opmode opmode,const u8 *addr, u8 qos_enable, u16 aid,struct ieee80211_sta *sta, u16 sta_id,struct ieee80211_vif *vif);void rsi_indicate_pkt_to_os(struct rsi_common *common, struct sk_buff *skb);int rsi_mac80211_attach(struct rsi_common *common);void rsi_indicate_tx_status(struct rsi_hw *common, struct sk_buff *skb,int status);bool rsi_is_cipher_wep(struct rsi_common *common);void rsi_core_qos_processor(struct rsi_common *common);void rsi_core_xmit(struct rsi_common *common, struct sk_buff *skb);int rsi_send_mgmt_pkt(struct rsi_common *common, struct sk_buff *skb);int rsi_send_data_pkt(struct rsi_common *common, struct sk_buff *skb);int rsi_band_check(struct rsi_common *common, struct ieee80211_channel *chan);int rsi_send_rx_filter_frame(struct rsi_common *common, u16 rx_filter_word);int rsi_send_radio_params_update(struct rsi_common *common);int rsi_set_antenna(struct rsi_common *common, u8 antenna);#ifdef CONFIG_PMint rsi_send_wowlan_request(struct rsi_common *common, u16 flags,#endif int rsi_send_ps_request(struct rsi_hw *adapter, bool enable,struct ieee80211_vif *vif);void init_bgscan_params(struct rsi_common *common);int rsi_send_bgscan_params(struct rsi_common *common, int enable);int rsi_send_bgscan_probe_req(struct rsi_common *common,struct ieee80211_vif *vif);#endif
Messung V0.5 C=95 H=100 G=97
¤ Dauer der Verarbeitung: 0.32 Sekunden
(vorverarbeitet)
¤ *© Formatika GbR, Deutschland
