Quellcode-Bibliothek pfc-r8a7790.c   Sprache: C

// SPDX-License-Identifier: GPL-2.0
/*
 * R8A7790 processor support
 *
 * Copyright (C) 2013  Renesas Electronics Corporation
 * Copyright (C) 2013  Magnus Damm
 * Copyright (C) 2012  Renesas Solutions Corp.
 * Copyright (C) 2012  Kuninori Morimoto <kuninori.morimoto.gx@renesas.com>
 */

#include <linux/errno.h>
#include <linux/io.h>
#include <linux/kernel.h>
#include <linux/sys_soc.h>

#include "core.h"
#include "sh_pfc.h"

/*
 * All pins assigned to GPIO bank 3 can be used for SD interfaces in
 * which case they support both 3.3V and 1.8V signalling.
 */
#define CPU_ALL_GP(fn, sfx)      \
 PORT_GP_CFG_32(0, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),  \
 PORT_GP_CFG_30(1, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),  \
 PORT_GP_CFG_30(2, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),  \
 PORT_GP_CFG_32(3, fn, sfx, SH_PFC_PIN_CFG_IO_VOLTAGE_18_33 | SH_PFC_PIN_CFG_PULL_UP), \
 PORT_GP_CFG_32(4, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),  \
 PORT_GP_CFG_32(5, fn, sfx, SH_PFC_PIN_CFG_PULL_UP)

#define CPU_ALL_NOGP(fn)  \
 PIN_NOGP_CFG(ASEBRK_N_ACK, "ASEBRK#/ACK", fn, SH_PFC_PIN_CFG_PULL_DOWN), \
 PIN_NOGP(IIC0_SDA, "AF15", fn), \
 PIN_NOGP(IIC0_SCL, "AG15", fn), \
 PIN_NOGP(IIC3_SDA, "AH15", fn), \
 PIN_NOGP(IIC3_SCL, "AJ15", fn), \
 PIN_NOGP_CFG(TCK, "TCK", fn, SH_PFC_PIN_CFG_PULL_UP), \
 PIN_NOGP_CFG(TDI, "TDI", fn, SH_PFC_PIN_CFG_PULL_UP), \
 PIN_NOGP_CFG(TMS, "TMS", fn, SH_PFC_PIN_CFG_PULL_UP), \
 PIN_NOGP_CFG(TRST_N, "TRST#", fn, SH_PFC_PIN_CFG_PULL_UP)

enum {
 PINMUX_RESERVED = 0,

 PINMUX_DATA_BEGIN,
 GP_ALL(DATA),
 PINMUX_DATA_END,

 PINMUX_FUNCTION_BEGIN,
 GP_ALL(FN),

 /* GPSR0 */
 FN_IP0_2_0, FN_IP0_5_3, FN_IP0_8_6, FN_IP0_11_9, FN_IP0_15_12,
 FN_IP0_19_16, FN_IP0_22_20, FN_IP0_26_23, FN_IP0_30_27,
 FN_IP1_3_0, FN_IP1_7_4, FN_IP1_11_8, FN_IP1_14_12,
 FN_IP1_17_15, FN_IP1_21_18, FN_IP1_25_22, FN_IP1_27_26,
 FN_IP1_29_28, FN_IP2_2_0, FN_IP2_5_3, FN_IP2_8_6, FN_IP2_11_9,
 FN_IP2_14_12, FN_IP2_17_15, FN_IP2_21_18, FN_IP2_25_22,
 FN_IP2_28_26, FN_IP3_3_0, FN_IP3_7_4, FN_IP3_11_8,
 FN_IP3_14_12, FN_IP3_17_15,

 /* GPSR1 */
 FN_IP3_19_18, FN_IP3_22_20, FN_IP3_25_23, FN_IP3_28_26,
 FN_IP3_31_29, FN_IP4_2_0, FN_IP4_5_3, FN_IP4_8_6, FN_IP4_11_9,
 FN_IP4_14_12, FN_IP4_17_15, FN_IP4_20_18, FN_IP4_23_21,
 FN_IP4_26_24, FN_IP4_29_27, FN_IP5_2_0, FN_IP5_5_3, FN_IP5_9_6,
 FN_IP5_12_10, FN_IP5_14_13, FN_IP5_17_15, FN_IP5_20_18,
 FN_IP5_23_21, FN_IP5_26_24, FN_IP5_29_27, FN_IP6_2_0,
 FN_IP6_5_3, FN_IP6_8_6, FN_IP6_10_9, FN_IP6_13_11,

 /* GPSR2 */
 FN_IP7_28_27, FN_IP7_30_29, FN_IP8_1_0, FN_IP8_3_2, FN_IP8_5_4,
 FN_IP8_7_6, FN_IP8_9_8, FN_IP8_11_10, FN_IP8_13_12, FN_IP8_15_14,
 FN_IP8_17_16, FN_IP8_19_18, FN_IP8_21_20, FN_IP8_23_22,
 FN_IP8_25_24, FN_IP8_26, FN_IP8_27, FN_VI1_DATA7_VI1_B7,
 FN_IP6_16_14, FN_IP6_19_17, FN_IP6_22_20, FN_IP6_25_23,
 FN_IP6_28_26, FN_IP6_31_29, FN_IP7_2_0, FN_IP7_5_3, FN_IP7_7_6,
 FN_IP7_9_8, FN_IP7_12_10, FN_IP7_15_13,

 /* GPSR3 */
 FN_IP8_28, FN_IP8_30_29, FN_IP9_1_0, FN_IP9_3_2, FN_IP9_5_4,
 FN_IP9_7_6, FN_IP9_11_8, FN_IP9_15_12, FN_IP9_17_16, FN_IP9_19_18,
 FN_IP9_21_20, FN_IP9_23_22, FN_IP9_25_24, FN_IP9_27_26,
 FN_IP9_31_28, FN_IP10_3_0, FN_IP10_6_4, FN_IP10_10_7, FN_IP10_14_11,
 FN_IP10_18_15, FN_IP10_22_19, FN_IP10_25_23, FN_IP10_29_26,
 FN_IP11_3_0, FN_IP11_4, FN_IP11_6_5, FN_IP11_8_7, FN_IP11_10_9,
 FN_IP11_12_11, FN_IP11_14_13, FN_IP11_17_15, FN_IP11_21_18,

 /* GPSR4 */
 FN_IP11_23_22, FN_IP11_26_24, FN_IP11_29_27, FN_IP11_31_30,
 FN_IP12_1_0, FN_IP12_3_2, FN_IP12_5_4, FN_IP12_7_6, FN_IP12_10_8,
 FN_IP12_13_11, FN_IP12_16_14, FN_IP12_19_17, FN_IP12_22_20,
 FN_IP12_24_23, FN_IP12_27_25, FN_IP12_30_28, FN_IP13_2_0,
 FN_IP13_6_3, FN_IP13_9_7, FN_IP13_12_10, FN_IP13_15_13,
 FN_IP13_18_16, FN_IP13_22_19, FN_IP13_25_23, FN_IP13_28_26,
 FN_IP13_30_29, FN_IP14_2_0, FN_IP14_5_3, FN_IP14_8_6, FN_IP14_11_9,
 FN_IP14_15_12, FN_IP14_18_16,

 /* GPSR5 */
 FN_IP14_21_19, FN_IP14_24_22, FN_IP14_27_25, FN_IP14_30_28,
 FN_IP15_2_0, FN_IP15_5_3, FN_IP15_8_6, FN_IP15_11_9, FN_IP15_13_12,
 FN_IP15_15_14, FN_IP15_17_16, FN_IP15_19_18, FN_IP15_22_20,
 FN_IP15_25_23, FN_IP15_27_26, FN_IP15_29_28, FN_IP16_2_0,
 FN_IP16_5_3, FN_USB0_PWEN, FN_USB0_OVC_VBUS, FN_IP16_6, FN_IP16_7,
 FN_USB2_PWEN, FN_USB2_OVC, FN_AVS1, FN_AVS2, FN_DU_DOTCLKIN0,
 FN_IP7_26_25, FN_DU_DOTCLKIN2, FN_IP7_18_16, FN_IP7_21_19, FN_IP7_24_22,

 /* IPSR0 */
 FN_D0, FN_MSIOF3_SCK_B, FN_VI3_DATA0, FN_VI0_G4, FN_VI0_G4_B,
 FN_D1, FN_MSIOF3_SYNC_B, FN_VI3_DATA1, FN_VI0_G5,
 FN_VI0_G5_B, FN_D2, FN_MSIOF3_RXD_B, FN_VI3_DATA2,
 FN_VI0_G6, FN_VI0_G6_B, FN_D3, FN_MSIOF3_TXD_B,
 FN_VI3_DATA3, FN_VI0_G7, FN_VI0_G7_B, FN_D4,
 FN_SCIFB1_RXD_F, FN_SCIFB0_RXD_C, FN_VI3_DATA4,
 FN_VI0_R0, FN_VI0_R0_B, FN_RX0_B, FN_D5,
 FN_SCIFB1_TXD_F, FN_SCIFB0_TXD_C, FN_VI3_DATA5,
 FN_VI0_R1, FN_VI0_R1_B, FN_TX0_B, FN_D6,
 FN_IIC2_SCL_C, FN_VI3_DATA6, FN_VI0_R2, FN_VI0_R2_B,
 FN_I2C2_SCL_C, FN_D7, FN_AD_DI_B, FN_IIC2_SDA_C,
 FN_VI3_DATA7, FN_VI0_R3, FN_VI0_R3_B, FN_I2C2_SDA_C, FN_TCLK1,
 FN_D8, FN_SCIFA1_SCK_C, FN_AVB_TXD0,
 FN_VI0_G0, FN_VI0_G0_B, FN_VI2_DATA0_VI2_B0,

 /* IPSR1 */
 FN_D9, FN_SCIFA1_RXD_C, FN_AVB_TXD1,
 FN_VI0_G1, FN_VI0_G1_B, FN_VI2_DATA1_VI2_B1, FN_D10,
 FN_SCIFA1_TXD_C, FN_AVB_TXD2,
 FN_VI0_G2, FN_VI0_G2_B, FN_VI2_DATA2_VI2_B2, FN_D11,
 FN_SCIFA1_CTS_N_C, FN_AVB_TXD3,
 FN_VI0_G3, FN_VI0_G3_B, FN_VI2_DATA3_VI2_B3,
 FN_D12, FN_SCIFA1_RTS_N_C, FN_AVB_TXD4,
 FN_VI0_HSYNC_N, FN_VI0_HSYNC_N_B, FN_VI2_DATA4_VI2_B4,
 FN_D13, FN_AVB_TXD5, FN_VI0_VSYNC_N,
 FN_VI0_VSYNC_N_B, FN_VI2_DATA5_VI2_B5, FN_D14,
 FN_SCIFB1_RXD_C, FN_AVB_TXD6, FN_RX1_B,
 FN_VI0_CLKENB, FN_VI0_CLKENB_B, FN_VI2_DATA6_VI2_B6,
 FN_D15, FN_SCIFB1_TXD_C, FN_AVB_TXD7, FN_TX1_B,
 FN_VI0_FIELD, FN_VI0_FIELD_B, FN_VI2_DATA7_VI2_B7,
 FN_A0, FN_PWM3, FN_A1, FN_PWM4,

 /* IPSR2 */
 FN_A2, FN_PWM5, FN_MSIOF1_SS1_B, FN_A3,
 FN_PWM6, FN_MSIOF1_SS2_B, FN_A4, FN_MSIOF1_TXD_B,
 FN_TPU0TO0, FN_A5, FN_SCIFA1_TXD_B, FN_TPU0TO1,
 FN_A6, FN_SCIFA1_RTS_N_B, FN_TPU0TO2, FN_A7,
 FN_SCIFA1_SCK_B, FN_AUDIO_CLKOUT_B, FN_TPU0TO3,
 FN_A8, FN_SCIFA1_RXD_B, FN_SSI_SCK5_B, FN_VI0_R4,
 FN_VI0_R4_B, FN_SCIFB2_RXD_C, FN_RX2_B, FN_VI2_DATA0_VI2_B0_B,
 FN_A9, FN_SCIFA1_CTS_N_B, FN_SSI_WS5_B, FN_VI0_R5,
 FN_VI0_R5_B, FN_SCIFB2_TXD_C, FN_TX2_B, FN_VI2_DATA1_VI2_B1_B,
 FN_A10, FN_SSI_SDATA5_B, FN_MSIOF2_SYNC, FN_VI0_R6,
 FN_VI0_R6_B, FN_VI2_DATA2_VI2_B2_B,

 /* IPSR3 */
 FN_A11, FN_SCIFB2_CTS_N_B, FN_MSIOF2_SCK, FN_VI1_R0,
 FN_VI1_R0_B, FN_VI2_G0, FN_VI2_DATA3_VI2_B3_B,
 FN_A12, FN_SCIFB2_RXD_B, FN_MSIOF2_TXD, FN_VI1_R1,
 FN_VI1_R1_B, FN_VI2_G1, FN_VI2_DATA4_VI2_B4_B,
 FN_A13, FN_SCIFB2_RTS_N_B, FN_EX_WAIT2,
 FN_MSIOF2_RXD, FN_VI1_R2, FN_VI1_R2_B, FN_VI2_G2,
 FN_VI2_DATA5_VI2_B5_B, FN_A14, FN_SCIFB2_TXD_B,
 FN_ATACS11_N, FN_MSIOF2_SS1, FN_A15, FN_SCIFB2_SCK_B,
 FN_ATARD1_N, FN_MSIOF2_SS2, FN_A16, FN_ATAWR1_N,
 FN_A17, FN_AD_DO_B, FN_ATADIR1_N, FN_A18,
 FN_AD_CLK_B, FN_ATAG1_N, FN_A19, FN_AD_NCS_N_B,
 FN_ATACS01_N, FN_EX_WAIT0_B, FN_A20, FN_SPCLK,
 FN_VI1_R3, FN_VI1_R3_B, FN_VI2_G4,

 /* IPSR4 */
 FN_A21, FN_MOSI_IO0, FN_VI1_R4, FN_VI1_R4_B, FN_VI2_G5,
 FN_A22, FN_MISO_IO1, FN_VI1_R5, FN_VI1_R5_B,
 FN_VI2_G6, FN_A23, FN_IO2, FN_VI1_G7,
 FN_VI1_G7_B, FN_VI2_G7, FN_A24, FN_IO3,
 FN_VI1_R7, FN_VI1_R7_B, FN_VI2_CLKENB,
 FN_VI2_CLKENB_B, FN_A25, FN_SSL, FN_VI1_G6,
 FN_VI1_G6_B, FN_VI2_FIELD, FN_VI2_FIELD_B, FN_CS0_N,
 FN_VI1_R6, FN_VI1_R6_B, FN_VI2_G3, FN_MSIOF0_SS2_B,
 FN_CS1_N_A26, FN_SPEEDIN, FN_VI0_R7, FN_VI0_R7_B,
 FN_VI2_CLK, FN_VI2_CLK_B, FN_EX_CS0_N, FN_HRX1_B,
 FN_VI1_G5, FN_VI1_G5_B, FN_VI2_R0, FN_HTX0_B,
 FN_MSIOF0_SS1_B, FN_EX_CS1_N, FN_GPS_CLK,
 FN_HCTS1_N_B, FN_VI1_FIELD, FN_VI1_FIELD_B,
 FN_VI2_R1, FN_EX_CS2_N, FN_GPS_SIGN, FN_HRTS1_N_B,
 FN_VI3_CLKENB, FN_VI1_G0, FN_VI1_G0_B, FN_VI2_R2,

 /* IPSR5 */
 FN_EX_CS3_N, FN_GPS_MAG, FN_VI3_FIELD, FN_VI1_G1, FN_VI1_G1_B,
 FN_VI2_R3, FN_EX_CS4_N, FN_MSIOF1_SCK_B, FN_VI3_HSYNC_N,
 FN_VI2_HSYNC_N, FN_IIC1_SCL, FN_VI2_HSYNC_N_B,
 FN_INTC_EN0_N, FN_I2C1_SCL, FN_EX_CS5_N, FN_CAN0_RX,
 FN_MSIOF1_RXD_B, FN_VI3_VSYNC_N, FN_VI1_G2,
 FN_VI1_G2_B, FN_VI2_R4, FN_IIC1_SDA, FN_INTC_EN1_N,
 FN_I2C1_SDA, FN_BS_N, FN_IETX, FN_HTX1_B,
 FN_CAN1_TX, FN_DRACK0, FN_IETX_C, FN_RD_N,
 FN_CAN0_TX, FN_SCIFA0_SCK_B, FN_RD_WR_N, FN_VI1_G3,
 FN_VI1_G3_B, FN_VI2_R5, FN_SCIFA0_RXD_B,
 FN_WE0_N, FN_IECLK, FN_CAN_CLK,
 FN_VI2_VSYNC_N, FN_SCIFA0_TXD_B, FN_VI2_VSYNC_N_B,
 FN_WE1_N, FN_IERX, FN_CAN1_RX, FN_VI1_G4,
 FN_VI1_G4_B, FN_VI2_R6, FN_SCIFA0_CTS_N_B,
 FN_IERX_C, FN_EX_WAIT0, FN_IRQ3,
 FN_VI3_CLK, FN_SCIFA0_RTS_N_B, FN_HRX0_B,
 FN_MSIOF0_SCK_B, FN_DREQ0_N, FN_VI1_HSYNC_N,
 FN_VI1_HSYNC_N_B, FN_VI2_R7, FN_SSI_SCK78_C,
 FN_SSI_WS78_B,

 /* IPSR6 */
 FN_DACK0, FN_IRQ0, FN_SSI_SCK6_B,
 FN_VI1_VSYNC_N, FN_VI1_VSYNC_N_B, FN_SSI_WS78_C,
 FN_DREQ1_N, FN_VI1_CLKENB, FN_VI1_CLKENB_B,
 FN_SSI_SDATA7_C, FN_SSI_SCK78_B, FN_DACK1, FN_IRQ1,
 FN_SSI_WS6_B, FN_SSI_SDATA8_C,
 FN_DREQ2_N, FN_HSCK1_B, FN_HCTS0_N_B,
 FN_MSIOF0_TXD_B, FN_DACK2, FN_IRQ2,
 FN_SSI_SDATA6_B, FN_HRTS0_N_B, FN_MSIOF0_RXD_B,
 FN_ETH_CRS_DV, FN_STP_ISCLK_0_B,
 FN_TS_SDEN0_D, FN_GLO_Q0_C, FN_IIC2_SCL_E,
 FN_I2C2_SCL_E, FN_ETH_RX_ER,
 FN_STP_ISD_0_B, FN_TS_SPSYNC0_D, FN_GLO_Q1_C,
 FN_IIC2_SDA_E, FN_I2C2_SDA_E, FN_ETH_RXD0,
 FN_STP_ISEN_0_B, FN_TS_SDAT0_D, FN_GLO_I0_C,
 FN_SCIFB1_SCK_G, FN_SCK1_E, FN_ETH_RXD1,
 FN_HRX0_E, FN_STP_ISSYNC_0_B,
 FN_TS_SCK0_D, FN_GLO_I1_C, FN_SCIFB1_RXD_G,
 FN_RX1_E, FN_ETH_LINK, FN_HTX0_E,
 FN_STP_IVCXO27_0_B, FN_SCIFB1_TXD_G, FN_TX1_E,
 FN_ETH_REF_CLK, FN_HCTS0_N_E,
 FN_STP_IVCXO27_1_B, FN_HRX0_F,

 /* IPSR7 */
 FN_ETH_MDIO, FN_HRTS0_N_E,
 FN_SIM0_D_C, FN_HCTS0_N_F, FN_ETH_TXD1,
 FN_HTX0_F, FN_BPFCLK_G,
 FN_ETH_TX_EN, FN_SIM0_CLK_C,
 FN_HRTS0_N_F, FN_ETH_MAGIC,
 FN_SIM0_RST_C, FN_ETH_TXD0,
 FN_STP_ISCLK_1_B, FN_TS_SDEN1_C, FN_GLO_SCLK_C,
 FN_ETH_MDC, FN_STP_ISD_1_B,
 FN_TS_SPSYNC1_C, FN_GLO_SDATA_C, FN_PWM0,
 FN_SCIFA2_SCK_C, FN_STP_ISEN_1_B, FN_TS_SDAT1_C,
 FN_GLO_SS_C, FN_PWM1, FN_SCIFA2_TXD_C,
 FN_STP_ISSYNC_1_B, FN_TS_SCK1_C, FN_GLO_RFON_C,
 FN_PCMOE_N, FN_PWM2, FN_PWMFSW0, FN_SCIFA2_RXD_C,
 FN_PCMWE_N, FN_IECLK_C, FN_DU_DOTCLKIN1,
 FN_AUDIO_CLKC, FN_AUDIO_CLKOUT_C, FN_VI0_CLK,
 FN_ATACS00_N, FN_AVB_RXD1,
 FN_VI0_DATA0_VI0_B0, FN_ATACS10_N, FN_AVB_RXD2,

 /* IPSR8 */
 FN_VI0_DATA1_VI0_B1, FN_ATARD0_N, FN_AVB_RXD3,
 FN_VI0_DATA2_VI0_B2, FN_ATAWR0_N,
 FN_AVB_RXD4, FN_VI0_DATA3_VI0_B3, FN_ATADIR0_N,
 FN_AVB_RXD5, FN_VI0_DATA4_VI0_B4, FN_ATAG0_N,
 FN_AVB_RXD6, FN_VI0_DATA5_VI0_B5, FN_EX_WAIT1,
 FN_AVB_RXD7, FN_VI0_DATA6_VI0_B6, FN_AVB_RX_ER,
 FN_VI0_DATA7_VI0_B7, FN_AVB_RX_CLK,
 FN_VI1_CLK, FN_AVB_RX_DV,
 FN_VI1_DATA0_VI1_B0, FN_SCIFA1_SCK_D,
 FN_AVB_CRS, FN_VI1_DATA1_VI1_B1,
 FN_SCIFA1_RXD_D, FN_AVB_MDC,
 FN_VI1_DATA2_VI1_B2, FN_SCIFA1_TXD_D, FN_AVB_MDIO,
 FN_VI1_DATA3_VI1_B3, FN_SCIFA1_CTS_N_D,
 FN_AVB_GTX_CLK, FN_VI1_DATA4_VI1_B4, FN_SCIFA1_RTS_N_D,
 FN_AVB_MAGIC, FN_VI1_DATA5_VI1_B5,
 FN_AVB_PHY_INT, FN_VI1_DATA6_VI1_B6, FN_AVB_GTXREFCLK,
 FN_SD0_CLK, FN_VI1_DATA0_VI1_B0_B, FN_SD0_CMD,
 FN_SCIFB1_SCK_B, FN_VI1_DATA1_VI1_B1_B,

 /* IPSR9 */
 FN_SD0_DAT0, FN_SCIFB1_RXD_B, FN_VI1_DATA2_VI1_B2_B,
 FN_SD0_DAT1, FN_SCIFB1_TXD_B, FN_VI1_DATA3_VI1_B3_B,
 FN_SD0_DAT2, FN_SCIFB1_CTS_N_B, FN_VI1_DATA4_VI1_B4_B,
 FN_SD0_DAT3, FN_SCIFB1_RTS_N_B, FN_VI1_DATA5_VI1_B5_B,
 FN_SD0_CD, FN_MMC0_D6, FN_TS_SDEN0_B, FN_USB0_EXTP,
 FN_GLO_SCLK, FN_VI1_DATA6_VI1_B6_B, FN_IIC1_SCL_B,
 FN_I2C1_SCL_B, FN_VI2_DATA6_VI2_B6_B, FN_SD0_WP,
 FN_MMC0_D7, FN_TS_SPSYNC0_B, FN_USB0_IDIN,
 FN_GLO_SDATA, FN_VI1_DATA7_VI1_B7_B, FN_IIC1_SDA_B,
 FN_I2C1_SDA_B, FN_VI2_DATA7_VI2_B7_B, FN_SD1_CLK,
 FN_AVB_TX_EN, FN_SD1_CMD,
 FN_AVB_TX_ER, FN_SCIFB0_SCK_B,
 FN_SD1_DAT0, FN_AVB_TX_CLK,
 FN_SCIFB0_RXD_B, FN_SD1_DAT1, FN_AVB_LINK,
 FN_SCIFB0_TXD_B, FN_SD1_DAT2,
 FN_AVB_COL, FN_SCIFB0_CTS_N_B,
 FN_SD1_DAT3, FN_AVB_RXD0,
 FN_SCIFB0_RTS_N_B, FN_SD1_CD, FN_MMC1_D6,
 FN_TS_SDEN1, FN_USB1_EXTP, FN_GLO_SS, FN_VI0_CLK_B,
 FN_IIC2_SCL_D, FN_I2C2_SCL_D, FN_SIM0_CLK_B,
 FN_VI3_CLK_B,

 /* IPSR10 */
 FN_SD1_WP, FN_MMC1_D7, FN_TS_SPSYNC1, FN_USB1_IDIN,
 FN_GLO_RFON, FN_VI1_CLK_B, FN_IIC2_SDA_D, FN_I2C2_SDA_D,
 FN_SIM0_D_B, FN_SD2_CLK, FN_MMC0_CLK, FN_SIM0_CLK,
 FN_VI0_DATA0_VI0_B0_B, FN_TS_SDEN0_C, FN_GLO_SCLK_B,
 FN_VI3_DATA0_B, FN_SD2_CMD, FN_MMC0_CMD, FN_SIM0_D,
 FN_VI0_DATA1_VI0_B1_B, FN_SCIFB1_SCK_E, FN_SCK1_D,
 FN_TS_SPSYNC0_C, FN_GLO_SDATA_B, FN_VI3_DATA1_B,
 FN_SD2_DAT0, FN_MMC0_D0, FN_FMCLK_B,
 FN_VI0_DATA2_VI0_B2_B, FN_SCIFB1_RXD_E, FN_RX1_D,
 FN_TS_SDAT0_C, FN_GLO_SS_B, FN_VI3_DATA2_B,
 FN_SD2_DAT1, FN_MMC0_D1, FN_FMIN_B,
 FN_VI0_DATA3_VI0_B3_B, FN_SCIFB1_TXD_E, FN_TX1_D,
 FN_TS_SCK0_C, FN_GLO_RFON_B, FN_VI3_DATA3_B,
 FN_SD2_DAT2, FN_MMC0_D2, FN_BPFCLK_B,
 FN_VI0_DATA4_VI0_B4_B, FN_HRX0_D, FN_TS_SDEN1_B,
 FN_GLO_Q0_B, FN_VI3_DATA4_B, FN_SD2_DAT3,
 FN_MMC0_D3, FN_SIM0_RST, FN_VI0_DATA5_VI0_B5_B,
 FN_HTX0_D, FN_TS_SPSYNC1_B, FN_GLO_Q1_B,
 FN_VI3_DATA5_B, FN_SD2_CD, FN_MMC0_D4,
 FN_TS_SDAT0_B, FN_USB2_EXTP, FN_GLO_I0,
 FN_VI0_DATA6_VI0_B6_B, FN_HCTS0_N_D, FN_TS_SDAT1_B,
 FN_GLO_I0_B, FN_VI3_DATA6_B,

 /* IPSR11 */
 FN_SD2_WP, FN_MMC0_D5, FN_TS_SCK0_B, FN_USB2_IDIN,
 FN_GLO_I1, FN_VI0_DATA7_VI0_B7_B, FN_HRTS0_N_D,
 FN_TS_SCK1_B, FN_GLO_I1_B, FN_VI3_DATA7_B,
 FN_SD3_CLK, FN_MMC1_CLK, FN_SD3_CMD, FN_MMC1_CMD,
 FN_MTS_N, FN_SD3_DAT0, FN_MMC1_D0, FN_STM_N,
 FN_SD3_DAT1, FN_MMC1_D1, FN_MDATA, FN_SD3_DAT2,
 FN_MMC1_D2, FN_SDATA, FN_SD3_DAT3, FN_MMC1_D3,
 FN_SCKZ, FN_SD3_CD, FN_MMC1_D4, FN_TS_SDAT1,
 FN_VSP, FN_GLO_Q0, FN_SIM0_RST_B, FN_SD3_WP,
 FN_MMC1_D5, FN_TS_SCK1, FN_GLO_Q1, FN_FMIN_C,
 FN_FMIN_E, FN_FMIN_F,
 FN_MLB_CLK, FN_IIC2_SCL_B, FN_I2C2_SCL_B,
 FN_MLB_SIG, FN_SCIFB1_RXD_D, FN_RX1_C, FN_IIC2_SDA_B,
 FN_I2C2_SDA_B, FN_MLB_DAT,
 FN_SCIFB1_TXD_D, FN_TX1_C, FN_BPFCLK_C,
 FN_SSI_SCK0129, FN_CAN_CLK_B,
 FN_MOUT0,

 /* IPSR12 */
 FN_SSI_WS0129, FN_CAN0_TX_B, FN_MOUT1,
 FN_SSI_SDATA0, FN_CAN0_RX_B, FN_MOUT2,
 FN_SSI_SDATA1, FN_CAN1_TX_B, FN_MOUT5,
 FN_SSI_SDATA2, FN_CAN1_RX_B, FN_SSI_SCK1, FN_MOUT6,
 FN_SSI_SCK34, FN_STP_OPWM_0, FN_SCIFB0_SCK,
 FN_MSIOF1_SCK, FN_CAN_DEBUG_HW_TRIGGER, FN_SSI_WS34,
 FN_STP_IVCXO27_0, FN_SCIFB0_RXD, FN_MSIOF1_SYNC,
 FN_CAN_STEP0, FN_SSI_SDATA3, FN_STP_ISCLK_0,
 FN_SCIFB0_TXD, FN_MSIOF1_SS1, FN_CAN_TXCLK,
 FN_SSI_SCK4, FN_STP_ISD_0, FN_SCIFB0_CTS_N,
 FN_MSIOF1_SS2, FN_SSI_SCK5_C, FN_CAN_DEBUGOUT0,
 FN_SSI_WS4, FN_STP_ISEN_0, FN_SCIFB0_RTS_N,
 FN_MSIOF1_TXD, FN_SSI_WS5_C, FN_CAN_DEBUGOUT1,
 FN_SSI_SDATA4, FN_STP_ISSYNC_0, FN_MSIOF1_RXD,
 FN_CAN_DEBUGOUT2, FN_SSI_SCK5, FN_SCIFB1_SCK,
 FN_IERX_B, FN_DU2_EXHSYNC_DU2_HSYNC, FN_QSTH_QHS,
 FN_CAN_DEBUGOUT3, FN_SSI_WS5, FN_SCIFB1_RXD,
 FN_IECLK_B, FN_DU2_EXVSYNC_DU2_VSYNC, FN_QSTB_QHE,
 FN_CAN_DEBUGOUT4,

 /* IPSR13 */
 FN_SSI_SDATA5, FN_SCIFB1_TXD, FN_IETX_B, FN_DU2_DR2,
 FN_LCDOUT2, FN_CAN_DEBUGOUT5, FN_SSI_SCK6,
 FN_SCIFB1_CTS_N, FN_BPFCLK_D,
 FN_DU2_DR3, FN_LCDOUT3, FN_CAN_DEBUGOUT6,
 FN_BPFCLK_F, FN_SSI_WS6,
 FN_SCIFB1_RTS_N, FN_CAN0_TX_D, FN_DU2_DR4,
 FN_LCDOUT4, FN_CAN_DEBUGOUT7, FN_SSI_SDATA6,
 FN_FMIN_D, FN_DU2_DR5, FN_LCDOUT5,
 FN_CAN_DEBUGOUT8, FN_SSI_SCK78, FN_STP_IVCXO27_1,
 FN_SCK1, FN_SCIFA1_SCK, FN_DU2_DR6, FN_LCDOUT6,
 FN_CAN_DEBUGOUT9, FN_SSI_WS78, FN_STP_ISCLK_1,
 FN_SCIFB2_SCK, FN_SCIFA2_CTS_N, FN_DU2_DR7,
 FN_LCDOUT7, FN_CAN_DEBUGOUT10, FN_SSI_SDATA7,
 FN_STP_ISD_1, FN_SCIFB2_RXD, FN_SCIFA2_RTS_N,
 FN_TCLK2, FN_QSTVA_QVS, FN_CAN_DEBUGOUT11,
 FN_BPFCLK_E, FN_SSI_SDATA7_B,
 FN_FMIN_G, FN_SSI_SDATA8,
 FN_STP_ISEN_1, FN_SCIFB2_TXD, FN_CAN0_TX_C,
 FN_CAN_DEBUGOUT12, FN_SSI_SDATA8_B, FN_SSI_SDATA9,
 FN_STP_ISSYNC_1, FN_SCIFB2_CTS_N, FN_SSI_WS1,
 FN_SSI_SDATA5_C, FN_CAN_DEBUGOUT13, FN_AUDIO_CLKA,
 FN_SCIFB2_RTS_N, FN_CAN_DEBUGOUT14,

 /* IPSR14 */
 FN_AUDIO_CLKB, FN_SCIF_CLK, FN_CAN0_RX_D,
 FN_DVC_MUTE, FN_CAN0_RX_C, FN_CAN_DEBUGOUT15,
 FN_REMOCON, FN_SCIFA0_SCK, FN_HSCK1, FN_SCK0,
 FN_MSIOF3_SS2, FN_DU2_DG2, FN_LCDOUT10, FN_IIC1_SDA_C,
 FN_I2C1_SDA_C, FN_SCIFA0_RXD, FN_HRX1, FN_RX0,
 FN_DU2_DR0, FN_LCDOUT0, FN_SCIFA0_TXD, FN_HTX1,
 FN_TX0, FN_DU2_DR1, FN_LCDOUT1, FN_SCIFA0_CTS_N,
 FN_HCTS1_N, FN_CTS0_N, FN_MSIOF3_SYNC, FN_DU2_DG3,
 FN_LCDOUT11, FN_PWM0_B, FN_IIC1_SCL_C, FN_I2C1_SCL_C,
 FN_SCIFA0_RTS_N, FN_HRTS1_N, FN_RTS0_N,
 FN_MSIOF3_SS1, FN_DU2_DG0, FN_LCDOUT8, FN_PWM1_B,
 FN_SCIFA1_RXD, FN_AD_DI, FN_RX1,
 FN_DU2_EXODDF_DU2_ODDF_DISP_CDE, FN_QCPV_QDE,
 FN_SCIFA1_TXD, FN_AD_DO, FN_TX1, FN_DU2_DG1,
 FN_LCDOUT9, FN_SCIFA1_CTS_N, FN_AD_CLK,
 FN_CTS1_N, FN_MSIOF3_RXD, FN_DU0_DOTCLKOUT, FN_QCLK,
 FN_SCIFA1_RTS_N, FN_AD_NCS_N, FN_RTS1_N,
 FN_MSIOF3_TXD, FN_DU1_DOTCLKOUT, FN_QSTVB_QVE,
 FN_HRTS0_N_C,

 /* IPSR15 */
 FN_SCIFA2_SCK, FN_FMCLK, FN_SCK2, FN_MSIOF3_SCK, FN_DU2_DG7,
 FN_LCDOUT15, FN_SCIF_CLK_B, FN_SCIFA2_RXD, FN_FMIN,
 FN_TX2, FN_DU2_DB0, FN_LCDOUT16, FN_IIC2_SCL, FN_I2C2_SCL,
 FN_SCIFA2_TXD, FN_BPFCLK, FN_RX2, FN_DU2_DB1, FN_LCDOUT17,
 FN_IIC2_SDA, FN_I2C2_SDA, FN_HSCK0, FN_TS_SDEN0,
 FN_DU2_DG4, FN_LCDOUT12, FN_HCTS0_N_C, FN_HRX0,
 FN_DU2_DB2, FN_LCDOUT18, FN_HTX0, FN_DU2_DB3,
 FN_LCDOUT19, FN_HCTS0_N, FN_SSI_SCK9, FN_DU2_DB4,
 FN_LCDOUT20, FN_HRTS0_N, FN_SSI_WS9, FN_DU2_DB5,
 FN_LCDOUT21, FN_MSIOF0_SCK, FN_TS_SDAT0, FN_ADICLK,
 FN_DU2_DB6, FN_LCDOUT22, FN_MSIOF0_SYNC, FN_TS_SCK0,
 FN_SSI_SCK2, FN_ADIDATA, FN_DU2_DB7, FN_LCDOUT23,
 FN_HRX0_C, FN_MSIOF0_SS1, FN_ADICHS0,
 FN_DU2_DG5, FN_LCDOUT13, FN_MSIOF0_TXD, FN_ADICHS1,
 FN_DU2_DG6, FN_LCDOUT14,

 /* IPSR16 */
 FN_MSIOF0_SS2, FN_AUDIO_CLKOUT, FN_ADICHS2,
 FN_DU2_DISP, FN_QPOLA, FN_HTX0_C, FN_SCIFA2_TXD_B,
 FN_MSIOF0_RXD, FN_TS_SPSYNC0, FN_SSI_WS2,
 FN_ADICS_SAMP, FN_DU2_CDE, FN_QPOLB, FN_SCIFA2_RXD_B,
 FN_USB1_PWEN, FN_AUDIO_CLKOUT_D, FN_USB1_OVC,
 FN_TCLK1_B,

 FN_SEL_SCIF1_0, FN_SEL_SCIF1_1, FN_SEL_SCIF1_2, FN_SEL_SCIF1_3,
 FN_SEL_SCIF1_4,
 FN_SEL_SCIFB_0, FN_SEL_SCIFB_1, FN_SEL_SCIFB_2,
 FN_SEL_SCIFB2_0, FN_SEL_SCIFB2_1, FN_SEL_SCIFB2_2,
 FN_SEL_SCIFB1_0, FN_SEL_SCIFB1_1, FN_SEL_SCIFB1_2, FN_SEL_SCIFB1_3,
 FN_SEL_SCIFB1_4,
 FN_SEL_SCIFB1_5, FN_SEL_SCIFB1_6,
 FN_SEL_SCIFA1_0, FN_SEL_SCIFA1_1, FN_SEL_SCIFA1_2, FN_SEL_SCIFA1_3,
 FN_SEL_SCIF0_0, FN_SEL_SCIF0_1,
 FN_SEL_SCFA_0, FN_SEL_SCFA_1,
 FN_SEL_SOF1_0, FN_SEL_SOF1_1,
 FN_SEL_SSI7_0, FN_SEL_SSI7_1, FN_SEL_SSI7_2,
 FN_SEL_SSI6_0, FN_SEL_SSI6_1,
 FN_SEL_SSI5_0, FN_SEL_SSI5_1, FN_SEL_SSI5_2,
 FN_SEL_VI3_0, FN_SEL_VI3_1,
 FN_SEL_VI2_0, FN_SEL_VI2_1,
 FN_SEL_VI1_0, FN_SEL_VI1_1,
 FN_SEL_VI0_0, FN_SEL_VI0_1,
 FN_SEL_TSIF1_0, FN_SEL_TSIF1_1, FN_SEL_TSIF1_2,
 FN_SEL_LBS_0, FN_SEL_LBS_1,
 FN_SEL_TSIF0_0, FN_SEL_TSIF0_1, FN_SEL_TSIF0_2, FN_SEL_TSIF0_3,
 FN_SEL_SOF3_0, FN_SEL_SOF3_1,
 FN_SEL_SOF0_0, FN_SEL_SOF0_1,

 FN_SEL_TMU1_0, FN_SEL_TMU1_1,
 FN_SEL_HSCIF1_0, FN_SEL_HSCIF1_1,
 FN_SEL_SCIFCLK_0, FN_SEL_SCIFCLK_1,
 FN_SEL_CAN0_0, FN_SEL_CAN0_1, FN_SEL_CAN0_2, FN_SEL_CAN0_3,
 FN_SEL_CANCLK_0, FN_SEL_CANCLK_1,
 FN_SEL_SCIFA2_0, FN_SEL_SCIFA2_1, FN_SEL_SCIFA2_2,
 FN_SEL_CAN1_0, FN_SEL_CAN1_1,
 FN_SEL_SCIF2_0, FN_SEL_SCIF2_1,
 FN_SEL_ADI_0, FN_SEL_ADI_1,
 FN_SEL_SSP_0, FN_SEL_SSP_1,
 FN_SEL_FM_0, FN_SEL_FM_1, FN_SEL_FM_2, FN_SEL_FM_3,
 FN_SEL_FM_4, FN_SEL_FM_5, FN_SEL_FM_6,
 FN_SEL_HSCIF0_0, FN_SEL_HSCIF0_1, FN_SEL_HSCIF0_2, FN_SEL_HSCIF0_3,
 FN_SEL_HSCIF0_4, FN_SEL_HSCIF0_5,
 FN_SEL_GPS_0, FN_SEL_GPS_1, FN_SEL_GPS_2,
 FN_SEL_SIM_0, FN_SEL_SIM_1, FN_SEL_SIM_2,
 FN_SEL_SSI8_0, FN_SEL_SSI8_1, FN_SEL_SSI8_2,

 FN_SEL_IICDVFS_0, FN_SEL_IICDVFS_1,
 FN_SEL_IIC0_0, FN_SEL_IIC0_1,
 FN_SEL_IEB_0, FN_SEL_IEB_1, FN_SEL_IEB_2,
 FN_SEL_IIC2_0, FN_SEL_IIC2_1, FN_SEL_IIC2_2, FN_SEL_IIC2_3,
 FN_SEL_IIC2_4,
 FN_SEL_IIC1_0, FN_SEL_IIC1_1, FN_SEL_IIC1_2,
 FN_SEL_I2C2_0, FN_SEL_I2C2_1, FN_SEL_I2C2_2, FN_SEL_I2C2_3,
 FN_SEL_I2C2_4,
 FN_SEL_I2C1_0, FN_SEL_I2C1_1, FN_SEL_I2C1_2,
 PINMUX_FUNCTION_END,

 PINMUX_MARK_BEGIN,

 VI1_DATA7_VI1_B7_MARK,

 USB0_PWEN_MARK, USB0_OVC_VBUS_MARK,
 USB2_PWEN_MARK, USB2_OVC_MARK, AVS1_MARK, AVS2_MARK,
 DU_DOTCLKIN0_MARK, DU_DOTCLKIN2_MARK,

 D0_MARK, MSIOF3_SCK_B_MARK, VI3_DATA0_MARK, VI0_G4_MARK, VI0_G4_B_MARK,
 D1_MARK, MSIOF3_SYNC_B_MARK, VI3_DATA1_MARK, VI0_G5_MARK,
 VI0_G5_B_MARK, D2_MARK, MSIOF3_RXD_B_MARK, VI3_DATA2_MARK,
 VI0_G6_MARK, VI0_G6_B_MARK, D3_MARK, MSIOF3_TXD_B_MARK,
 VI3_DATA3_MARK, VI0_G7_MARK, VI0_G7_B_MARK, D4_MARK,
 SCIFB1_RXD_F_MARK, SCIFB0_RXD_C_MARK, VI3_DATA4_MARK,
 VI0_R0_MARK, VI0_R0_B_MARK, RX0_B_MARK, D5_MARK,
 SCIFB1_TXD_F_MARK, SCIFB0_TXD_C_MARK, VI3_DATA5_MARK,
 VI0_R1_MARK, VI0_R1_B_MARK, TX0_B_MARK, D6_MARK,
 IIC2_SCL_C_MARK, VI3_DATA6_MARK, VI0_R2_MARK, VI0_R2_B_MARK,
 I2C2_SCL_C_MARK, D7_MARK, AD_DI_B_MARK, IIC2_SDA_C_MARK,
 VI3_DATA7_MARK, VI0_R3_MARK, VI0_R3_B_MARK, I2C2_SDA_C_MARK, TCLK1_MARK,
 D8_MARK, SCIFA1_SCK_C_MARK, AVB_TXD0_MARK,
 VI0_G0_MARK, VI0_G0_B_MARK, VI2_DATA0_VI2_B0_MARK,

 D9_MARK, SCIFA1_RXD_C_MARK, AVB_TXD1_MARK,
 VI0_G1_MARK, VI0_G1_B_MARK, VI2_DATA1_VI2_B1_MARK, D10_MARK,
 SCIFA1_TXD_C_MARK, AVB_TXD2_MARK,
 VI0_G2_MARK, VI0_G2_B_MARK, VI2_DATA2_VI2_B2_MARK, D11_MARK,
 SCIFA1_CTS_N_C_MARK, AVB_TXD3_MARK,
 VI0_G3_MARK, VI0_G3_B_MARK, VI2_DATA3_VI2_B3_MARK,
 D12_MARK, SCIFA1_RTS_N_C_MARK, AVB_TXD4_MARK,
 VI0_HSYNC_N_MARK, VI0_HSYNC_N_B_MARK, VI2_DATA4_VI2_B4_MARK,
 D13_MARK, AVB_TXD5_MARK, VI0_VSYNC_N_MARK,
 VI0_VSYNC_N_B_MARK, VI2_DATA5_VI2_B5_MARK, D14_MARK,
 SCIFB1_RXD_C_MARK, AVB_TXD6_MARK, RX1_B_MARK,
 VI0_CLKENB_MARK, VI0_CLKENB_B_MARK, VI2_DATA6_VI2_B6_MARK,
 D15_MARK, SCIFB1_TXD_C_MARK, AVB_TXD7_MARK, TX1_B_MARK,
 VI0_FIELD_MARK, VI0_FIELD_B_MARK, VI2_DATA7_VI2_B7_MARK,
 A0_MARK, PWM3_MARK, A1_MARK, PWM4_MARK,

 A2_MARK, PWM5_MARK, MSIOF1_SS1_B_MARK, A3_MARK,
 PWM6_MARK, MSIOF1_SS2_B_MARK, A4_MARK, MSIOF1_TXD_B_MARK,
 TPU0TO0_MARK, A5_MARK, SCIFA1_TXD_B_MARK, TPU0TO1_MARK,
 A6_MARK, SCIFA1_RTS_N_B_MARK, TPU0TO2_MARK, A7_MARK,
 SCIFA1_SCK_B_MARK, AUDIO_CLKOUT_B_MARK, TPU0TO3_MARK,
 A8_MARK, SCIFA1_RXD_B_MARK, SSI_SCK5_B_MARK, VI0_R4_MARK,
 VI0_R4_B_MARK, SCIFB2_RXD_C_MARK, RX2_B_MARK, VI2_DATA0_VI2_B0_B_MARK,
 A9_MARK, SCIFA1_CTS_N_B_MARK, SSI_WS5_B_MARK, VI0_R5_MARK,
 VI0_R5_B_MARK, SCIFB2_TXD_C_MARK, TX2_B_MARK, VI2_DATA1_VI2_B1_B_MARK,
 A10_MARK, SSI_SDATA5_B_MARK, MSIOF2_SYNC_MARK, VI0_R6_MARK,
 VI0_R6_B_MARK, VI2_DATA2_VI2_B2_B_MARK,

 A11_MARK, SCIFB2_CTS_N_B_MARK, MSIOF2_SCK_MARK, VI1_R0_MARK,
 VI1_R0_B_MARK, VI2_G0_MARK, VI2_DATA3_VI2_B3_B_MARK,
 A12_MARK, SCIFB2_RXD_B_MARK, MSIOF2_TXD_MARK, VI1_R1_MARK,
 VI1_R1_B_MARK, VI2_G1_MARK, VI2_DATA4_VI2_B4_B_MARK,
 A13_MARK, SCIFB2_RTS_N_B_MARK, EX_WAIT2_MARK,
 MSIOF2_RXD_MARK, VI1_R2_MARK, VI1_R2_B_MARK, VI2_G2_MARK,
 VI2_DATA5_VI2_B5_B_MARK, A14_MARK, SCIFB2_TXD_B_MARK,
 ATACS11_N_MARK, MSIOF2_SS1_MARK, A15_MARK, SCIFB2_SCK_B_MARK,
 ATARD1_N_MARK, MSIOF2_SS2_MARK, A16_MARK, ATAWR1_N_MARK,
 A17_MARK, AD_DO_B_MARK, ATADIR1_N_MARK, A18_MARK,
 AD_CLK_B_MARK, ATAG1_N_MARK, A19_MARK, AD_NCS_N_B_MARK,
 ATACS01_N_MARK, EX_WAIT0_B_MARK, A20_MARK, SPCLK_MARK,
 VI1_R3_MARK, VI1_R3_B_MARK, VI2_G4_MARK,

 A21_MARK, MOSI_IO0_MARK, VI1_R4_MARK, VI1_R4_B_MARK, VI2_G5_MARK,
 A22_MARK, MISO_IO1_MARK, VI1_R5_MARK, VI1_R5_B_MARK,
 VI2_G6_MARK, A23_MARK, IO2_MARK, VI1_G7_MARK,
 VI1_G7_B_MARK, VI2_G7_MARK, A24_MARK, IO3_MARK,
 VI1_R7_MARK, VI1_R7_B_MARK, VI2_CLKENB_MARK,
 VI2_CLKENB_B_MARK, A25_MARK, SSL_MARK, VI1_G6_MARK,
 VI1_G6_B_MARK, VI2_FIELD_MARK, VI2_FIELD_B_MARK, CS0_N_MARK,
 VI1_R6_MARK, VI1_R6_B_MARK, VI2_G3_MARK, MSIOF0_SS2_B_MARK,
 CS1_N_A26_MARK, SPEEDIN_MARK, VI0_R7_MARK, VI0_R7_B_MARK,
 VI2_CLK_MARK, VI2_CLK_B_MARK, EX_CS0_N_MARK, HRX1_B_MARK,
 VI1_G5_MARK, VI1_G5_B_MARK, VI2_R0_MARK, HTX0_B_MARK,
 MSIOF0_SS1_B_MARK, EX_CS1_N_MARK, GPS_CLK_MARK,
 HCTS1_N_B_MARK, VI1_FIELD_MARK, VI1_FIELD_B_MARK,
 VI2_R1_MARK, EX_CS2_N_MARK, GPS_SIGN_MARK, HRTS1_N_B_MARK,
 VI3_CLKENB_MARK, VI1_G0_MARK, VI1_G0_B_MARK, VI2_R2_MARK,

 EX_CS3_N_MARK, GPS_MAG_MARK, VI3_FIELD_MARK,
 VI1_G1_MARK, VI1_G1_B_MARK, VI2_R3_MARK,
 EX_CS4_N_MARK, MSIOF1_SCK_B_MARK, VI3_HSYNC_N_MARK,
 VI2_HSYNC_N_MARK, IIC1_SCL_MARK, VI2_HSYNC_N_B_MARK,
 INTC_EN0_N_MARK, I2C1_SCL_MARK, EX_CS5_N_MARK, CAN0_RX_MARK,
 MSIOF1_RXD_B_MARK, VI3_VSYNC_N_MARK, VI1_G2_MARK,
 VI1_G2_B_MARK, VI2_R4_MARK, IIC1_SDA_MARK, INTC_EN1_N_MARK,
 I2C1_SDA_MARK, BS_N_MARK, IETX_MARK, HTX1_B_MARK,
 CAN1_TX_MARK, DRACK0_MARK, IETX_C_MARK, RD_N_MARK,
 CAN0_TX_MARK, SCIFA0_SCK_B_MARK, RD_WR_N_MARK, VI1_G3_MARK,
 VI1_G3_B_MARK, VI2_R5_MARK, SCIFA0_RXD_B_MARK,
 WE0_N_MARK, IECLK_MARK, CAN_CLK_MARK,
 VI2_VSYNC_N_MARK, SCIFA0_TXD_B_MARK, VI2_VSYNC_N_B_MARK,
 WE1_N_MARK, IERX_MARK, CAN1_RX_MARK, VI1_G4_MARK,
 VI1_G4_B_MARK, VI2_R6_MARK, SCIFA0_CTS_N_B_MARK,
 IERX_C_MARK, EX_WAIT0_MARK, IRQ3_MARK,
 VI3_CLK_MARK, SCIFA0_RTS_N_B_MARK, HRX0_B_MARK,
 MSIOF0_SCK_B_MARK, DREQ0_N_MARK, VI1_HSYNC_N_MARK,
 VI1_HSYNC_N_B_MARK, VI2_R7_MARK, SSI_SCK78_C_MARK,
 SSI_WS78_B_MARK,

 DACK0_MARK, IRQ0_MARK, SSI_SCK6_B_MARK,
 VI1_VSYNC_N_MARK, VI1_VSYNC_N_B_MARK, SSI_WS78_C_MARK,
 DREQ1_N_MARK, VI1_CLKENB_MARK, VI1_CLKENB_B_MARK,
 SSI_SDATA7_C_MARK, SSI_SCK78_B_MARK, DACK1_MARK, IRQ1_MARK,
 SSI_WS6_B_MARK, SSI_SDATA8_C_MARK,
 DREQ2_N_MARK, HSCK1_B_MARK, HCTS0_N_B_MARK,
 MSIOF0_TXD_B_MARK, DACK2_MARK, IRQ2_MARK,
 SSI_SDATA6_B_MARK, HRTS0_N_B_MARK, MSIOF0_RXD_B_MARK,
 ETH_CRS_DV_MARK, STP_ISCLK_0_B_MARK,
 TS_SDEN0_D_MARK, GLO_Q0_C_MARK, IIC2_SCL_E_MARK,
 I2C2_SCL_E_MARK, ETH_RX_ER_MARK,
 STP_ISD_0_B_MARK, TS_SPSYNC0_D_MARK, GLO_Q1_C_MARK,
 IIC2_SDA_E_MARK, I2C2_SDA_E_MARK, ETH_RXD0_MARK,
 STP_ISEN_0_B_MARK, TS_SDAT0_D_MARK, GLO_I0_C_MARK,
 SCIFB1_SCK_G_MARK, SCK1_E_MARK, ETH_RXD1_MARK,
 HRX0_E_MARK, STP_ISSYNC_0_B_MARK,
 TS_SCK0_D_MARK, GLO_I1_C_MARK, SCIFB1_RXD_G_MARK,
 RX1_E_MARK, ETH_LINK_MARK, HTX0_E_MARK,
 STP_IVCXO27_0_B_MARK, SCIFB1_TXD_G_MARK, TX1_E_MARK,
 ETH_REF_CLK_MARK, HCTS0_N_E_MARK,
 STP_IVCXO27_1_B_MARK, HRX0_F_MARK,

 ETH_MDIO_MARK, HRTS0_N_E_MARK,
 SIM0_D_C_MARK, HCTS0_N_F_MARK, ETH_TXD1_MARK,
 HTX0_F_MARK, BPFCLK_G_MARK,
 ETH_TX_EN_MARK, SIM0_CLK_C_MARK,
 HRTS0_N_F_MARK, ETH_MAGIC_MARK,
 SIM0_RST_C_MARK, ETH_TXD0_MARK,
 STP_ISCLK_1_B_MARK, TS_SDEN1_C_MARK, GLO_SCLK_C_MARK,
 ETH_MDC_MARK, STP_ISD_1_B_MARK,
 TS_SPSYNC1_C_MARK, GLO_SDATA_C_MARK, PWM0_MARK,
 SCIFA2_SCK_C_MARK, STP_ISEN_1_B_MARK, TS_SDAT1_C_MARK,
 GLO_SS_C_MARK, PWM1_MARK, SCIFA2_TXD_C_MARK,
 STP_ISSYNC_1_B_MARK, TS_SCK1_C_MARK, GLO_RFON_C_MARK,
 PCMOE_N_MARK, PWM2_MARK, PWMFSW0_MARK, SCIFA2_RXD_C_MARK,
 PCMWE_N_MARK, IECLK_C_MARK, DU_DOTCLKIN1_MARK,
 AUDIO_CLKC_MARK, AUDIO_CLKOUT_C_MARK, VI0_CLK_MARK,
 ATACS00_N_MARK, AVB_RXD1_MARK,
 VI0_DATA0_VI0_B0_MARK, ATACS10_N_MARK, AVB_RXD2_MARK,

 VI0_DATA1_VI0_B1_MARK, ATARD0_N_MARK, AVB_RXD3_MARK,
 VI0_DATA2_VI0_B2_MARK, ATAWR0_N_MARK,
 AVB_RXD4_MARK, VI0_DATA3_VI0_B3_MARK, ATADIR0_N_MARK,
 AVB_RXD5_MARK, VI0_DATA4_VI0_B4_MARK, ATAG0_N_MARK,
 AVB_RXD6_MARK, VI0_DATA5_VI0_B5_MARK, EX_WAIT1_MARK,
 AVB_RXD7_MARK, VI0_DATA6_VI0_B6_MARK, AVB_RX_ER_MARK,
 VI0_DATA7_VI0_B7_MARK, AVB_RX_CLK_MARK,
 VI1_CLK_MARK, AVB_RX_DV_MARK,
 VI1_DATA0_VI1_B0_MARK, SCIFA1_SCK_D_MARK,
 AVB_CRS_MARK, VI1_DATA1_VI1_B1_MARK,
 SCIFA1_RXD_D_MARK, AVB_MDC_MARK,
 VI1_DATA2_VI1_B2_MARK, SCIFA1_TXD_D_MARK, AVB_MDIO_MARK,
 VI1_DATA3_VI1_B3_MARK, SCIFA1_CTS_N_D_MARK,
 AVB_GTX_CLK_MARK, VI1_DATA4_VI1_B4_MARK, SCIFA1_RTS_N_D_MARK,
 AVB_MAGIC_MARK, VI1_DATA5_VI1_B5_MARK,
 AVB_PHY_INT_MARK, VI1_DATA6_VI1_B6_MARK, AVB_GTXREFCLK_MARK,
 SD0_CLK_MARK, VI1_DATA0_VI1_B0_B_MARK, SD0_CMD_MARK,
 SCIFB1_SCK_B_MARK, VI1_DATA1_VI1_B1_B_MARK,

 SD0_DAT0_MARK, SCIFB1_RXD_B_MARK, VI1_DATA2_VI1_B2_B_MARK,
 SD0_DAT1_MARK, SCIFB1_TXD_B_MARK, VI1_DATA3_VI1_B3_B_MARK,
 SD0_DAT2_MARK, SCIFB1_CTS_N_B_MARK, VI1_DATA4_VI1_B4_B_MARK,
 SD0_DAT3_MARK, SCIFB1_RTS_N_B_MARK, VI1_DATA5_VI1_B5_B_MARK,
 SD0_CD_MARK, MMC0_D6_MARK, TS_SDEN0_B_MARK, USB0_EXTP_MARK,
 GLO_SCLK_MARK, VI1_DATA6_VI1_B6_B_MARK, IIC1_SCL_B_MARK,
 I2C1_SCL_B_MARK, VI2_DATA6_VI2_B6_B_MARK, SD0_WP_MARK,
 MMC0_D7_MARK, TS_SPSYNC0_B_MARK, USB0_IDIN_MARK,
 GLO_SDATA_MARK, VI1_DATA7_VI1_B7_B_MARK, IIC1_SDA_B_MARK,
 I2C1_SDA_B_MARK, VI2_DATA7_VI2_B7_B_MARK, SD1_CLK_MARK,
 AVB_TX_EN_MARK, SD1_CMD_MARK,
 AVB_TX_ER_MARK, SCIFB0_SCK_B_MARK,
 SD1_DAT0_MARK, AVB_TX_CLK_MARK,
 SCIFB0_RXD_B_MARK, SD1_DAT1_MARK, AVB_LINK_MARK,
 SCIFB0_TXD_B_MARK, SD1_DAT2_MARK,
 AVB_COL_MARK, SCIFB0_CTS_N_B_MARK,
 SD1_DAT3_MARK, AVB_RXD0_MARK,
 SCIFB0_RTS_N_B_MARK, SD1_CD_MARK, MMC1_D6_MARK,
 TS_SDEN1_MARK, USB1_EXTP_MARK, GLO_SS_MARK, VI0_CLK_B_MARK,
 IIC2_SCL_D_MARK, I2C2_SCL_D_MARK, SIM0_CLK_B_MARK,
 VI3_CLK_B_MARK,

 SD1_WP_MARK, MMC1_D7_MARK, TS_SPSYNC1_MARK, USB1_IDIN_MARK,
 GLO_RFON_MARK, VI1_CLK_B_MARK, IIC2_SDA_D_MARK, I2C2_SDA_D_MARK,
 SIM0_D_B_MARK, SD2_CLK_MARK, MMC0_CLK_MARK, SIM0_CLK_MARK,
 VI0_DATA0_VI0_B0_B_MARK, TS_SDEN0_C_MARK, GLO_SCLK_B_MARK,
 VI3_DATA0_B_MARK, SD2_CMD_MARK, MMC0_CMD_MARK, SIM0_D_MARK,
 VI0_DATA1_VI0_B1_B_MARK, SCIFB1_SCK_E_MARK, SCK1_D_MARK,
 TS_SPSYNC0_C_MARK, GLO_SDATA_B_MARK, VI3_DATA1_B_MARK,
 SD2_DAT0_MARK, MMC0_D0_MARK, FMCLK_B_MARK,
 VI0_DATA2_VI0_B2_B_MARK, SCIFB1_RXD_E_MARK, RX1_D_MARK,
 TS_SDAT0_C_MARK, GLO_SS_B_MARK, VI3_DATA2_B_MARK,
 SD2_DAT1_MARK, MMC0_D1_MARK, FMIN_B_MARK,
 VI0_DATA3_VI0_B3_B_MARK, SCIFB1_TXD_E_MARK, TX1_D_MARK,
 TS_SCK0_C_MARK, GLO_RFON_B_MARK, VI3_DATA3_B_MARK,
 SD2_DAT2_MARK, MMC0_D2_MARK, BPFCLK_B_MARK,
 VI0_DATA4_VI0_B4_B_MARK, HRX0_D_MARK, TS_SDEN1_B_MARK,
 GLO_Q0_B_MARK, VI3_DATA4_B_MARK, SD2_DAT3_MARK,
 MMC0_D3_MARK, SIM0_RST_MARK, VI0_DATA5_VI0_B5_B_MARK,
 HTX0_D_MARK, TS_SPSYNC1_B_MARK, GLO_Q1_B_MARK,
 VI3_DATA5_B_MARK, SD2_CD_MARK, MMC0_D4_MARK,
 TS_SDAT0_B_MARK, USB2_EXTP_MARK, GLO_I0_MARK,
 VI0_DATA6_VI0_B6_B_MARK, HCTS0_N_D_MARK, TS_SDAT1_B_MARK,
 GLO_I0_B_MARK, VI3_DATA6_B_MARK,

 SD2_WP_MARK, MMC0_D5_MARK, TS_SCK0_B_MARK, USB2_IDIN_MARK,
 GLO_I1_MARK, VI0_DATA7_VI0_B7_B_MARK, HRTS0_N_D_MARK,
 TS_SCK1_B_MARK, GLO_I1_B_MARK, VI3_DATA7_B_MARK,
 SD3_CLK_MARK, MMC1_CLK_MARK, SD3_CMD_MARK, MMC1_CMD_MARK,
 MTS_N_MARK, SD3_DAT0_MARK, MMC1_D0_MARK, STM_N_MARK,
 SD3_DAT1_MARK, MMC1_D1_MARK, MDATA_MARK, SD3_DAT2_MARK,
 MMC1_D2_MARK, SDATA_MARK, SD3_DAT3_MARK, MMC1_D3_MARK,
 SCKZ_MARK, SD3_CD_MARK, MMC1_D4_MARK, TS_SDAT1_MARK,
 VSP_MARK, GLO_Q0_MARK, SIM0_RST_B_MARK, SD3_WP_MARK,
 MMC1_D5_MARK, TS_SCK1_MARK, GLO_Q1_MARK, FMIN_C_MARK,
 FMIN_E_MARK, FMIN_F_MARK,
 MLB_CLK_MARK, IIC2_SCL_B_MARK, I2C2_SCL_B_MARK,
 MLB_SIG_MARK, SCIFB1_RXD_D_MARK, RX1_C_MARK, IIC2_SDA_B_MARK,
 I2C2_SDA_B_MARK, MLB_DAT_MARK,
 SCIFB1_TXD_D_MARK, TX1_C_MARK, BPFCLK_C_MARK,
 SSI_SCK0129_MARK, CAN_CLK_B_MARK,
 MOUT0_MARK,

 SSI_WS0129_MARK, CAN0_TX_B_MARK, MOUT1_MARK,
 SSI_SDATA0_MARK, CAN0_RX_B_MARK, MOUT2_MARK,
 SSI_SDATA1_MARK, CAN1_TX_B_MARK, MOUT5_MARK,
 SSI_SDATA2_MARK, CAN1_RX_B_MARK, SSI_SCK1_MARK, MOUT6_MARK,
 SSI_SCK34_MARK, STP_OPWM_0_MARK, SCIFB0_SCK_MARK,
 MSIOF1_SCK_MARK, CAN_DEBUG_HW_TRIGGER_MARK, SSI_WS34_MARK,
 STP_IVCXO27_0_MARK, SCIFB0_RXD_MARK, MSIOF1_SYNC_MARK,
 CAN_STEP0_MARK, SSI_SDATA3_MARK, STP_ISCLK_0_MARK,
 SCIFB0_TXD_MARK, MSIOF1_SS1_MARK, CAN_TXCLK_MARK,
 SSI_SCK4_MARK, STP_ISD_0_MARK, SCIFB0_CTS_N_MARK,
 MSIOF1_SS2_MARK, SSI_SCK5_C_MARK, CAN_DEBUGOUT0_MARK,
 SSI_WS4_MARK, STP_ISEN_0_MARK, SCIFB0_RTS_N_MARK,
 MSIOF1_TXD_MARK, SSI_WS5_C_MARK, CAN_DEBUGOUT1_MARK,
 SSI_SDATA4_MARK, STP_ISSYNC_0_MARK, MSIOF1_RXD_MARK,
 CAN_DEBUGOUT2_MARK, SSI_SCK5_MARK, SCIFB1_SCK_MARK,
 IERX_B_MARK, DU2_EXHSYNC_DU2_HSYNC_MARK, QSTH_QHS_MARK,
 CAN_DEBUGOUT3_MARK, SSI_WS5_MARK, SCIFB1_RXD_MARK,
 IECLK_B_MARK, DU2_EXVSYNC_DU2_VSYNC_MARK, QSTB_QHE_MARK,
 CAN_DEBUGOUT4_MARK,

 SSI_SDATA5_MARK, SCIFB1_TXD_MARK, IETX_B_MARK, DU2_DR2_MARK,
 LCDOUT2_MARK, CAN_DEBUGOUT5_MARK, SSI_SCK6_MARK,
 SCIFB1_CTS_N_MARK, BPFCLK_D_MARK,
 DU2_DR3_MARK, LCDOUT3_MARK, CAN_DEBUGOUT6_MARK,
 BPFCLK_F_MARK, SSI_WS6_MARK,
 SCIFB1_RTS_N_MARK, CAN0_TX_D_MARK, DU2_DR4_MARK,
 LCDOUT4_MARK, CAN_DEBUGOUT7_MARK, SSI_SDATA6_MARK,
 FMIN_D_MARK, DU2_DR5_MARK, LCDOUT5_MARK,
 CAN_DEBUGOUT8_MARK, SSI_SCK78_MARK, STP_IVCXO27_1_MARK,
 SCK1_MARK, SCIFA1_SCK_MARK, DU2_DR6_MARK, LCDOUT6_MARK,
 CAN_DEBUGOUT9_MARK, SSI_WS78_MARK, STP_ISCLK_1_MARK,
 SCIFB2_SCK_MARK, SCIFA2_CTS_N_MARK, DU2_DR7_MARK,
 LCDOUT7_MARK, CAN_DEBUGOUT10_MARK, SSI_SDATA7_MARK,
 STP_ISD_1_MARK, SCIFB2_RXD_MARK, SCIFA2_RTS_N_MARK,
 TCLK2_MARK, QSTVA_QVS_MARK, CAN_DEBUGOUT11_MARK,
 BPFCLK_E_MARK, SSI_SDATA7_B_MARK,
 FMIN_G_MARK, SSI_SDATA8_MARK,
 STP_ISEN_1_MARK, SCIFB2_TXD_MARK, CAN0_TX_C_MARK,
 CAN_DEBUGOUT12_MARK, SSI_SDATA8_B_MARK, SSI_SDATA9_MARK,
 STP_ISSYNC_1_MARK, SCIFB2_CTS_N_MARK, SSI_WS1_MARK,
 SSI_SDATA5_C_MARK, CAN_DEBUGOUT13_MARK, AUDIO_CLKA_MARK,
 SCIFB2_RTS_N_MARK, CAN_DEBUGOUT14_MARK,

 AUDIO_CLKB_MARK, SCIF_CLK_MARK, CAN0_RX_D_MARK,
 DVC_MUTE_MARK, CAN0_RX_C_MARK, CAN_DEBUGOUT15_MARK,
 REMOCON_MARK, SCIFA0_SCK_MARK, HSCK1_MARK, SCK0_MARK,
 MSIOF3_SS2_MARK, DU2_DG2_MARK, LCDOUT10_MARK, IIC1_SDA_C_MARK,
 I2C1_SDA_C_MARK, SCIFA0_RXD_MARK, HRX1_MARK, RX0_MARK,
 DU2_DR0_MARK, LCDOUT0_MARK, SCIFA0_TXD_MARK, HTX1_MARK,
 TX0_MARK, DU2_DR1_MARK, LCDOUT1_MARK, SCIFA0_CTS_N_MARK,
 HCTS1_N_MARK, CTS0_N_MARK, MSIOF3_SYNC_MARK, DU2_DG3_MARK,
 LCDOUT11_MARK, PWM0_B_MARK, IIC1_SCL_C_MARK, I2C1_SCL_C_MARK,
 SCIFA0_RTS_N_MARK, HRTS1_N_MARK, RTS0_N_MARK,
 MSIOF3_SS1_MARK, DU2_DG0_MARK, LCDOUT8_MARK, PWM1_B_MARK,
 SCIFA1_RXD_MARK, AD_DI_MARK, RX1_MARK,
 DU2_EXODDF_DU2_ODDF_DISP_CDE_MARK, QCPV_QDE_MARK,
 SCIFA1_TXD_MARK, AD_DO_MARK, TX1_MARK, DU2_DG1_MARK,
 LCDOUT9_MARK, SCIFA1_CTS_N_MARK, AD_CLK_MARK,
 CTS1_N_MARK, MSIOF3_RXD_MARK, DU0_DOTCLKOUT_MARK, QCLK_MARK,
 SCIFA1_RTS_N_MARK, AD_NCS_N_MARK, RTS1_N_MARK,
 MSIOF3_TXD_MARK, DU1_DOTCLKOUT_MARK, QSTVB_QVE_MARK,
 HRTS0_N_C_MARK,

 SCIFA2_SCK_MARK, FMCLK_MARK, SCK2_MARK, MSIOF3_SCK_MARK, DU2_DG7_MARK,
 LCDOUT15_MARK, SCIF_CLK_B_MARK, SCIFA2_RXD_MARK, FMIN_MARK,
 TX2_MARK, DU2_DB0_MARK, LCDOUT16_MARK, IIC2_SCL_MARK, I2C2_SCL_MARK,
 SCIFA2_TXD_MARK, BPFCLK_MARK, RX2_MARK, DU2_DB1_MARK, LCDOUT17_MARK,
 IIC2_SDA_MARK, I2C2_SDA_MARK, HSCK0_MARK, TS_SDEN0_MARK,
 DU2_DG4_MARK, LCDOUT12_MARK, HCTS0_N_C_MARK, HRX0_MARK,
 DU2_DB2_MARK, LCDOUT18_MARK, HTX0_MARK, DU2_DB3_MARK,
 LCDOUT19_MARK, HCTS0_N_MARK, SSI_SCK9_MARK, DU2_DB4_MARK,
 LCDOUT20_MARK, HRTS0_N_MARK, SSI_WS9_MARK, DU2_DB5_MARK,
 LCDOUT21_MARK, MSIOF0_SCK_MARK, TS_SDAT0_MARK, ADICLK_MARK,
 DU2_DB6_MARK, LCDOUT22_MARK, MSIOF0_SYNC_MARK, TS_SCK0_MARK,
 SSI_SCK2_MARK, ADIDATA_MARK, DU2_DB7_MARK, LCDOUT23_MARK,
 HRX0_C_MARK, MSIOF0_SS1_MARK, ADICHS0_MARK,
 DU2_DG5_MARK, LCDOUT13_MARK, MSIOF0_TXD_MARK, ADICHS1_MARK,
 DU2_DG6_MARK, LCDOUT14_MARK,

 MSIOF0_SS2_MARK, AUDIO_CLKOUT_MARK, ADICHS2_MARK,
 DU2_DISP_MARK, QPOLA_MARK, HTX0_C_MARK, SCIFA2_TXD_B_MARK,
 MSIOF0_RXD_MARK, TS_SPSYNC0_MARK, SSI_WS2_MARK,
 ADICS_SAMP_MARK, DU2_CDE_MARK, QPOLB_MARK, SCIFA2_RXD_B_MARK,
 USB1_PWEN_MARK, AUDIO_CLKOUT_D_MARK, USB1_OVC_MARK,
 TCLK1_B_MARK,

 IIC0_SCL_MARK, IIC0_SDA_MARK, I2C0_SCL_MARK, I2C0_SDA_MARK,
 IIC3_SCL_MARK, IIC3_SDA_MARK, I2C3_SCL_MARK, I2C3_SDA_MARK,
 PINMUX_MARK_END,
};

static const u16 pinmux_data[] = {
 PINMUX_DATA_GP_ALL(), /* PINMUX_DATA(GP_M_N_DATA, GP_M_N_FN...), */

 PINMUX_SINGLE(VI1_DATA7_VI1_B7),
 PINMUX_SINGLE(USB0_PWEN),
 PINMUX_SINGLE(USB0_OVC_VBUS),
 PINMUX_SINGLE(USB2_PWEN),
 PINMUX_SINGLE(USB2_OVC),
 PINMUX_SINGLE(AVS1),
 PINMUX_SINGLE(AVS2),
 PINMUX_SINGLE(DU_DOTCLKIN0),
 PINMUX_SINGLE(DU_DOTCLKIN2),

 PINMUX_IPSR_GPSR(IP0_2_0, D0),
 PINMUX_IPSR_MSEL(IP0_2_0, MSIOF3_SCK_B, SEL_SOF3_1),
 PINMUX_IPSR_MSEL(IP0_2_0, VI3_DATA0, SEL_VI3_0),
 PINMUX_IPSR_MSEL(IP0_2_0, VI0_G4, SEL_VI0_0),
 PINMUX_IPSR_MSEL(IP0_2_0, VI0_G4_B, SEL_VI0_1),
 PINMUX_IPSR_GPSR(IP0_5_3, D1),
 PINMUX_IPSR_MSEL(IP0_5_3, MSIOF3_SYNC_B, SEL_SOF3_1),
 PINMUX_IPSR_MSEL(IP0_5_3, VI3_DATA1, SEL_VI3_0),
 PINMUX_IPSR_MSEL(IP0_5_3, VI0_G5, SEL_VI0_0),
 PINMUX_IPSR_MSEL(IP0_5_3, VI0_G5_B, SEL_VI0_1),
 PINMUX_IPSR_GPSR(IP0_8_6, D2),
 PINMUX_IPSR_MSEL(IP0_8_6, MSIOF3_RXD_B, SEL_SOF3_1),
 PINMUX_IPSR_MSEL(IP0_8_6, VI3_DATA2, SEL_VI3_0),
 PINMUX_IPSR_MSEL(IP0_8_6, VI0_G6, SEL_VI0_0),
 PINMUX_IPSR_MSEL(IP0_8_6, VI0_G6_B, SEL_VI0_1),
 PINMUX_IPSR_GPSR(IP0_11_9, D3),
 PINMUX_IPSR_MSEL(IP0_11_9, MSIOF3_TXD_B, SEL_SOF3_1),
 PINMUX_IPSR_MSEL(IP0_11_9, VI3_DATA3, SEL_VI3_0),
 PINMUX_IPSR_MSEL(IP0_11_9, VI0_G7, SEL_VI0_0),
 PINMUX_IPSR_MSEL(IP0_11_9, VI0_G7_B, SEL_VI0_1),
 PINMUX_IPSR_GPSR(IP0_15_12, D4),
 PINMUX_IPSR_MSEL(IP0_15_12, SCIFB1_RXD_F, SEL_SCIFB1_5),
 PINMUX_IPSR_MSEL(IP0_15_12, SCIFB0_RXD_C, SEL_SCIFB_2),
 PINMUX_IPSR_MSEL(IP0_15_12, VI3_DATA4, SEL_VI3_0),
 PINMUX_IPSR_MSEL(IP0_15_12, VI0_R0, SEL_VI0_0),
 PINMUX_IPSR_MSEL(IP0_15_12, VI0_R0_B, SEL_VI0_1),
 PINMUX_IPSR_MSEL(IP0_15_12, RX0_B, SEL_SCIF0_1),
 PINMUX_IPSR_GPSR(IP0_19_16, D5),
 PINMUX_IPSR_MSEL(IP0_19_16, SCIFB1_TXD_F, SEL_SCIFB1_5),
 PINMUX_IPSR_MSEL(IP0_19_16, SCIFB0_TXD_C, SEL_SCIFB_2),
 PINMUX_IPSR_MSEL(IP0_19_16, VI3_DATA5, SEL_VI3_0),
 PINMUX_IPSR_MSEL(IP0_19_16, VI0_R1, SEL_VI0_0),
 PINMUX_IPSR_MSEL(IP0_19_16, VI0_R1_B, SEL_VI0_1),
 PINMUX_IPSR_MSEL(IP0_19_16, TX0_B, SEL_SCIF0_1),
 PINMUX_IPSR_GPSR(IP0_22_20, D6),
 PINMUX_IPSR_MSEL(IP0_22_20, IIC2_SCL_C, SEL_IIC2_2),
 PINMUX_IPSR_MSEL(IP0_22_20, VI3_DATA6, SEL_VI3_0),
 PINMUX_IPSR_MSEL(IP0_22_20, VI0_R2, SEL_VI0_0),
 PINMUX_IPSR_MSEL(IP0_22_20, VI0_R2_B, SEL_VI0_1),
 PINMUX_IPSR_MSEL(IP0_22_20, I2C2_SCL_C, SEL_I2C2_2),
 PINMUX_IPSR_GPSR(IP0_26_23, D7),
 PINMUX_IPSR_MSEL(IP0_26_23, AD_DI_B, SEL_ADI_1),
 PINMUX_IPSR_MSEL(IP0_26_23, IIC2_SDA_C, SEL_IIC2_2),
 PINMUX_IPSR_MSEL(IP0_26_23, VI3_DATA7, SEL_VI3_0),
 PINMUX_IPSR_MSEL(IP0_26_23, VI0_R3, SEL_VI0_0),
 PINMUX_IPSR_MSEL(IP0_26_23, VI0_R3_B, SEL_VI0_1),
 PINMUX_IPSR_MSEL(IP0_26_23, I2C2_SDA_C, SEL_I2C2_2),
 PINMUX_IPSR_MSEL(IP0_26_23, TCLK1, SEL_TMU1_0),
 PINMUX_IPSR_GPSR(IP0_30_27, D8),
 PINMUX_IPSR_MSEL(IP0_30_27, SCIFA1_SCK_C, SEL_SCIFA1_2),
 PINMUX_IPSR_GPSR(IP0_30_27, AVB_TXD0),
 PINMUX_IPSR_MSEL(IP0_30_27, VI0_G0, SEL_VI0_0),
 PINMUX_IPSR_MSEL(IP0_30_27, VI0_G0_B, SEL_VI0_1),
 PINMUX_IPSR_MSEL(IP0_30_27, VI2_DATA0_VI2_B0, SEL_VI2_0),

 PINMUX_IPSR_GPSR(IP1_3_0, D9),
 PINMUX_IPSR_MSEL(IP1_3_0, SCIFA1_RXD_C, SEL_SCIFA1_2),
 PINMUX_IPSR_GPSR(IP1_3_0, AVB_TXD1),
 PINMUX_IPSR_MSEL(IP1_3_0, VI0_G1, SEL_VI0_0),
 PINMUX_IPSR_MSEL(IP1_3_0, VI0_G1_B, SEL_VI0_1),
 PINMUX_IPSR_MSEL(IP1_3_0, VI2_DATA1_VI2_B1, SEL_VI2_0),
 PINMUX_IPSR_GPSR(IP1_7_4, D10),
 PINMUX_IPSR_MSEL(IP1_7_4, SCIFA1_TXD_C, SEL_SCIFA1_2),
 PINMUX_IPSR_GPSR(IP1_7_4, AVB_TXD2),
 PINMUX_IPSR_MSEL(IP1_7_4, VI0_G2, SEL_VI0_0),
 PINMUX_IPSR_MSEL(IP1_7_4, VI0_G2_B, SEL_VI0_1),
 PINMUX_IPSR_MSEL(IP1_7_4, VI2_DATA2_VI2_B2, SEL_VI2_0),
 PINMUX_IPSR_GPSR(IP1_11_8, D11),
 PINMUX_IPSR_MSEL(IP1_11_8, SCIFA1_CTS_N_C, SEL_SCIFA1_2),
 PINMUX_IPSR_GPSR(IP1_11_8, AVB_TXD3),
 PINMUX_IPSR_MSEL(IP1_11_8, VI0_G3, SEL_VI0_0),
 PINMUX_IPSR_MSEL(IP1_11_8, VI0_G3_B, SEL_VI0_1),
 PINMUX_IPSR_MSEL(IP1_11_8, VI2_DATA3_VI2_B3, SEL_VI2_0),
 PINMUX_IPSR_GPSR(IP1_14_12, D12),
 PINMUX_IPSR_MSEL(IP1_14_12, SCIFA1_RTS_N_C, SEL_SCIFA1_2),
 PINMUX_IPSR_GPSR(IP1_14_12, AVB_TXD4),
 PINMUX_IPSR_MSEL(IP1_14_12, VI0_HSYNC_N, SEL_VI0_0),
 PINMUX_IPSR_MSEL(IP1_14_12, VI0_HSYNC_N_B, SEL_VI0_1),
 PINMUX_IPSR_MSEL(IP1_14_12, VI2_DATA4_VI2_B4, SEL_VI2_0),
 PINMUX_IPSR_GPSR(IP1_17_15, D13),
 PINMUX_IPSR_GPSR(IP1_17_15, AVB_TXD5),
 PINMUX_IPSR_MSEL(IP1_17_15, VI0_VSYNC_N, SEL_VI0_0),
 PINMUX_IPSR_MSEL(IP1_17_15, VI0_VSYNC_N_B, SEL_VI0_1),
 PINMUX_IPSR_MSEL(IP1_17_15, VI2_DATA5_VI2_B5, SEL_VI2_0),
 PINMUX_IPSR_GPSR(IP1_21_18, D14),
 PINMUX_IPSR_MSEL(IP1_21_18, SCIFB1_RXD_C, SEL_SCIFB1_2),
 PINMUX_IPSR_GPSR(IP1_21_18, AVB_TXD6),
 PINMUX_IPSR_MSEL(IP1_21_18, RX1_B, SEL_SCIF1_1),
 PINMUX_IPSR_MSEL(IP1_21_18, VI0_CLKENB, SEL_VI0_0),
 PINMUX_IPSR_MSEL(IP1_21_18, VI0_CLKENB_B, SEL_VI0_1),
 PINMUX_IPSR_MSEL(IP1_21_18, VI2_DATA6_VI2_B6, SEL_VI2_0),
 PINMUX_IPSR_GPSR(IP1_25_22, D15),
 PINMUX_IPSR_MSEL(IP1_25_22, SCIFB1_TXD_C, SEL_SCIFB1_2),
 PINMUX_IPSR_GPSR(IP1_25_22, AVB_TXD7),
 PINMUX_IPSR_MSEL(IP1_25_22, TX1_B, SEL_SCIF1_1),
 PINMUX_IPSR_MSEL(IP1_25_22, VI0_FIELD, SEL_VI0_0),
 PINMUX_IPSR_MSEL(IP1_25_22, VI0_FIELD_B, SEL_VI0_1),
 PINMUX_IPSR_MSEL(IP1_25_22, VI2_DATA7_VI2_B7, SEL_VI2_0),
 PINMUX_IPSR_GPSR(IP1_27_26, A0),
 PINMUX_IPSR_GPSR(IP1_27_26, PWM3),
 PINMUX_IPSR_GPSR(IP1_29_28, A1),
 PINMUX_IPSR_GPSR(IP1_29_28, PWM4),

 PINMUX_IPSR_GPSR(IP2_2_0, A2),
 PINMUX_IPSR_GPSR(IP2_2_0, PWM5),
 PINMUX_IPSR_MSEL(IP2_2_0, MSIOF1_SS1_B, SEL_SOF1_1),
 PINMUX_IPSR_GPSR(IP2_5_3, A3),
 PINMUX_IPSR_GPSR(IP2_5_3, PWM6),
 PINMUX_IPSR_MSEL(IP2_5_3, MSIOF1_SS2_B, SEL_SOF1_1),
 PINMUX_IPSR_GPSR(IP2_8_6, A4),
 PINMUX_IPSR_MSEL(IP2_8_6, MSIOF1_TXD_B, SEL_SOF1_1),
 PINMUX_IPSR_GPSR(IP2_8_6, TPU0TO0),
 PINMUX_IPSR_GPSR(IP2_11_9, A5),
 PINMUX_IPSR_MSEL(IP2_11_9, SCIFA1_TXD_B, SEL_SCIFA1_1),
 PINMUX_IPSR_GPSR(IP2_11_9, TPU0TO1),
 PINMUX_IPSR_GPSR(IP2_14_12, A6),
 PINMUX_IPSR_MSEL(IP2_14_12, SCIFA1_RTS_N_B, SEL_SCIFA1_1),
 PINMUX_IPSR_GPSR(IP2_14_12, TPU0TO2),
 PINMUX_IPSR_GPSR(IP2_17_15, A7),
 PINMUX_IPSR_MSEL(IP2_17_15, SCIFA1_SCK_B, SEL_SCIFA1_1),
 PINMUX_IPSR_GPSR(IP2_17_15, AUDIO_CLKOUT_B),
 PINMUX_IPSR_GPSR(IP2_17_15, TPU0TO3),
 PINMUX_IPSR_GPSR(IP2_21_18, A8),
 PINMUX_IPSR_MSEL(IP2_21_18, SCIFA1_RXD_B, SEL_SCIFA1_1),
 PINMUX_IPSR_MSEL(IP2_21_18, SSI_SCK5_B, SEL_SSI5_1),
 PINMUX_IPSR_MSEL(IP2_21_18, VI0_R4, SEL_VI0_0),
 PINMUX_IPSR_MSEL(IP2_21_18, VI0_R4_B, SEL_VI0_1),
 PINMUX_IPSR_MSEL(IP2_21_18, SCIFB2_RXD_C, SEL_SCIFB2_2),
 PINMUX_IPSR_MSEL(IP2_21_18, RX2_B, SEL_SCIF2_1),
 PINMUX_IPSR_MSEL(IP2_21_18, VI2_DATA0_VI2_B0_B, SEL_VI2_1),
 PINMUX_IPSR_GPSR(IP2_25_22, A9),
 PINMUX_IPSR_MSEL(IP2_25_22, SCIFA1_CTS_N_B, SEL_SCIFA1_1),
 PINMUX_IPSR_MSEL(IP2_25_22, SSI_WS5_B, SEL_SSI5_1),
 PINMUX_IPSR_MSEL(IP2_25_22, VI0_R5, SEL_VI0_0),
 PINMUX_IPSR_MSEL(IP2_25_22, VI0_R5_B, SEL_VI0_1),
 PINMUX_IPSR_MSEL(IP2_25_22, SCIFB2_TXD_C, SEL_SCIFB2_2),
 PINMUX_IPSR_MSEL(IP2_25_22, TX2_B, SEL_SCIF2_1),
 PINMUX_IPSR_MSEL(IP2_25_22, VI2_DATA1_VI2_B1_B, SEL_VI2_1),
 PINMUX_IPSR_GPSR(IP2_28_26, A10),
 PINMUX_IPSR_MSEL(IP2_28_26, SSI_SDATA5_B, SEL_SSI5_1),
 PINMUX_IPSR_GPSR(IP2_28_26, MSIOF2_SYNC),
 PINMUX_IPSR_MSEL(IP2_28_26, VI0_R6, SEL_VI0_0),
 PINMUX_IPSR_MSEL(IP2_28_26, VI0_R6_B, SEL_VI0_1),
 PINMUX_IPSR_MSEL(IP2_28_26, VI2_DATA2_VI2_B2_B, SEL_VI2_1),

 PINMUX_IPSR_GPSR(IP3_3_0, A11),
 PINMUX_IPSR_MSEL(IP3_3_0, SCIFB2_CTS_N_B, SEL_SCIFB2_1),
 PINMUX_IPSR_GPSR(IP3_3_0, MSIOF2_SCK),
 PINMUX_IPSR_MSEL(IP3_3_0, VI1_R0, SEL_VI1_0),
 PINMUX_IPSR_MSEL(IP3_3_0, VI1_R0_B, SEL_VI1_1),
 PINMUX_IPSR_GPSR(IP3_3_0, VI2_G0),
 PINMUX_IPSR_MSEL(IP3_3_0, VI2_DATA3_VI2_B3_B, SEL_VI2_1),
 PINMUX_IPSR_GPSR(IP3_7_4, A12),
 PINMUX_IPSR_MSEL(IP3_7_4, SCIFB2_RXD_B, SEL_SCIFB2_1),
 PINMUX_IPSR_GPSR(IP3_7_4, MSIOF2_TXD),
 PINMUX_IPSR_MSEL(IP3_7_4, VI1_R1, SEL_VI1_0),
 PINMUX_IPSR_MSEL(IP3_7_4, VI1_R1_B, SEL_VI1_1),
 PINMUX_IPSR_GPSR(IP3_7_4, VI2_G1),
 PINMUX_IPSR_MSEL(IP3_7_4, VI2_DATA4_VI2_B4_B, SEL_VI2_1),
 PINMUX_IPSR_GPSR(IP3_11_8, A13),
 PINMUX_IPSR_MSEL(IP3_11_8, SCIFB2_RTS_N_B, SEL_SCIFB2_1),
 PINMUX_IPSR_GPSR(IP3_11_8, EX_WAIT2),
 PINMUX_IPSR_GPSR(IP3_11_8, MSIOF2_RXD),
 PINMUX_IPSR_MSEL(IP3_11_8, VI1_R2, SEL_VI1_0),
 PINMUX_IPSR_MSEL(IP3_11_8, VI1_R2_B, SEL_VI1_1),
 PINMUX_IPSR_GPSR(IP3_11_8, VI2_G2),
 PINMUX_IPSR_MSEL(IP3_11_8, VI2_DATA5_VI2_B5_B, SEL_VI2_1),
 PINMUX_IPSR_GPSR(IP3_14_12, A14),
 PINMUX_IPSR_MSEL(IP3_14_12, SCIFB2_TXD_B, SEL_SCIFB2_1),
 PINMUX_IPSR_GPSR(IP3_14_12, ATACS11_N),
 PINMUX_IPSR_GPSR(IP3_14_12, MSIOF2_SS1),
 PINMUX_IPSR_GPSR(IP3_17_15, A15),
 PINMUX_IPSR_MSEL(IP3_17_15, SCIFB2_SCK_B, SEL_SCIFB2_1),
 PINMUX_IPSR_GPSR(IP3_17_15, ATARD1_N),
 PINMUX_IPSR_GPSR(IP3_17_15, MSIOF2_SS2),
 PINMUX_IPSR_GPSR(IP3_19_18, A16),
 PINMUX_IPSR_GPSR(IP3_19_18, ATAWR1_N),
 PINMUX_IPSR_GPSR(IP3_22_20, A17),
 PINMUX_IPSR_MSEL(IP3_22_20, AD_DO_B, SEL_ADI_1),
 PINMUX_IPSR_GPSR(IP3_22_20, ATADIR1_N),
 PINMUX_IPSR_GPSR(IP3_25_23, A18),
 PINMUX_IPSR_MSEL(IP3_25_23, AD_CLK_B, SEL_ADI_1),
 PINMUX_IPSR_GPSR(IP3_25_23, ATAG1_N),
 PINMUX_IPSR_GPSR(IP3_28_26, A19),
 PINMUX_IPSR_MSEL(IP3_28_26, AD_NCS_N_B, SEL_ADI_1),
 PINMUX_IPSR_GPSR(IP3_28_26, ATACS01_N),
 PINMUX_IPSR_MSEL(IP3_28_26, EX_WAIT0_B, SEL_LBS_1),
 PINMUX_IPSR_GPSR(IP3_31_29, A20),
 PINMUX_IPSR_GPSR(IP3_31_29, SPCLK),
 PINMUX_IPSR_MSEL(IP3_31_29, VI1_R3, SEL_VI1_0),
 PINMUX_IPSR_MSEL(IP3_31_29, VI1_R3_B, SEL_VI1_1),
 PINMUX_IPSR_GPSR(IP3_31_29, VI2_G4),

 PINMUX_IPSR_GPSR(IP4_2_0, A21),
 PINMUX_IPSR_GPSR(IP4_2_0, MOSI_IO0),
 PINMUX_IPSR_MSEL(IP4_2_0, VI1_R4, SEL_VI1_0),
 PINMUX_IPSR_MSEL(IP4_2_0, VI1_R4_B, SEL_VI1_1),
 PINMUX_IPSR_GPSR(IP4_2_0, VI2_G5),
 PINMUX_IPSR_GPSR(IP4_5_3, A22),
 PINMUX_IPSR_GPSR(IP4_5_3, MISO_IO1),
 PINMUX_IPSR_MSEL(IP4_5_3, VI1_R5, SEL_VI1_0),
 PINMUX_IPSR_MSEL(IP4_5_3, VI1_R5_B, SEL_VI1_1),
 PINMUX_IPSR_GPSR(IP4_5_3, VI2_G6),
 PINMUX_IPSR_GPSR(IP4_8_6, A23),
 PINMUX_IPSR_GPSR(IP4_8_6, IO2),
 PINMUX_IPSR_MSEL(IP4_8_6, VI1_G7, SEL_VI1_0),
 PINMUX_IPSR_MSEL(IP4_8_6, VI1_G7_B, SEL_VI1_1),
 PINMUX_IPSR_GPSR(IP4_8_6, VI2_G7),
 PINMUX_IPSR_GPSR(IP4_11_9, A24),
 PINMUX_IPSR_GPSR(IP4_11_9, IO3),
 PINMUX_IPSR_MSEL(IP4_11_9, VI1_R7, SEL_VI1_0),
 PINMUX_IPSR_MSEL(IP4_11_9, VI1_R7_B, SEL_VI1_1),
 PINMUX_IPSR_MSEL(IP4_11_9, VI2_CLKENB, SEL_VI2_0),
 PINMUX_IPSR_MSEL(IP4_11_9, VI2_CLKENB_B, SEL_VI2_1),
 PINMUX_IPSR_GPSR(IP4_14_12, A25),
 PINMUX_IPSR_GPSR(IP4_14_12, SSL),
 PINMUX_IPSR_MSEL(IP4_14_12, VI1_G6, SEL_VI1_0),
 PINMUX_IPSR_MSEL(IP4_14_12, VI1_G6_B, SEL_VI1_1),
 PINMUX_IPSR_MSEL(IP4_14_12, VI2_FIELD, SEL_VI2_0),
 PINMUX_IPSR_MSEL(IP4_14_12, VI2_FIELD_B, SEL_VI2_1),
 PINMUX_IPSR_GPSR(IP4_17_15, CS0_N),
 PINMUX_IPSR_MSEL(IP4_17_15, VI1_R6, SEL_VI1_0),
 PINMUX_IPSR_MSEL(IP4_17_15, VI1_R6_B, SEL_VI1_1),
 PINMUX_IPSR_GPSR(IP4_17_15, VI2_G3),
 PINMUX_IPSR_MSEL(IP4_17_15, MSIOF0_SS2_B, SEL_SOF0_1),
 PINMUX_IPSR_GPSR(IP4_20_18, CS1_N_A26),
 PINMUX_IPSR_GPSR(IP4_20_18, SPEEDIN),
 PINMUX_IPSR_MSEL(IP4_20_18, VI0_R7, SEL_VI0_0),
 PINMUX_IPSR_MSEL(IP4_20_18, VI0_R7_B, SEL_VI0_1),
 PINMUX_IPSR_MSEL(IP4_20_18, VI2_CLK, SEL_VI2_0),
 PINMUX_IPSR_MSEL(IP4_20_18, VI2_CLK_B, SEL_VI2_1),
 PINMUX_IPSR_GPSR(IP4_23_21, EX_CS0_N),
 PINMUX_IPSR_MSEL(IP4_23_21, HRX1_B, SEL_HSCIF1_1),
 PINMUX_IPSR_MSEL(IP4_23_21, VI1_G5, SEL_VI1_0),
 PINMUX_IPSR_MSEL(IP4_23_21, VI1_G5_B, SEL_VI1_1),
 PINMUX_IPSR_GPSR(IP4_23_21, VI2_R0),
 PINMUX_IPSR_MSEL(IP4_23_21, HTX0_B, SEL_HSCIF0_1),
 PINMUX_IPSR_MSEL(IP4_23_21, MSIOF0_SS1_B, SEL_SOF0_1),
 PINMUX_IPSR_GPSR(IP4_26_24, EX_CS1_N),
 PINMUX_IPSR_GPSR(IP4_26_24, GPS_CLK),
 PINMUX_IPSR_MSEL(IP4_26_24, HCTS1_N_B, SEL_HSCIF1_1),
 PINMUX_IPSR_MSEL(IP4_26_24, VI1_FIELD, SEL_VI1_0),
 PINMUX_IPSR_MSEL(IP4_26_24, VI1_FIELD_B, SEL_VI1_1),
 PINMUX_IPSR_GPSR(IP4_26_24, VI2_R1),
 PINMUX_IPSR_GPSR(IP4_29_27, EX_CS2_N),
 PINMUX_IPSR_GPSR(IP4_29_27, GPS_SIGN),
 PINMUX_IPSR_MSEL(IP4_29_27, HRTS1_N_B, SEL_HSCIF1_1),
 PINMUX_IPSR_GPSR(IP4_29_27, VI3_CLKENB),
 PINMUX_IPSR_MSEL(IP4_29_27, VI1_G0, SEL_VI1_0),
 PINMUX_IPSR_MSEL(IP4_29_27, VI1_G0_B, SEL_VI1_1),
 PINMUX_IPSR_GPSR(IP4_29_27, VI2_R2),

 PINMUX_IPSR_GPSR(IP5_2_0, EX_CS3_N),
 PINMUX_IPSR_GPSR(IP5_2_0, GPS_MAG),
 PINMUX_IPSR_GPSR(IP5_2_0, VI3_FIELD),
 PINMUX_IPSR_MSEL(IP5_2_0, VI1_G1, SEL_VI1_0),
 PINMUX_IPSR_MSEL(IP5_2_0, VI1_G1_B, SEL_VI1_1),
 PINMUX_IPSR_GPSR(IP5_2_0, VI2_R3),
 PINMUX_IPSR_GPSR(IP5_5_3, EX_CS4_N),
 PINMUX_IPSR_MSEL(IP5_5_3, MSIOF1_SCK_B, SEL_SOF1_1),
 PINMUX_IPSR_GPSR(IP5_5_3, VI3_HSYNC_N),
 PINMUX_IPSR_MSEL(IP5_5_3, VI2_HSYNC_N, SEL_VI2_0),
 PINMUX_IPSR_MSEL(IP5_5_3, IIC1_SCL, SEL_IIC1_0),
 PINMUX_IPSR_MSEL(IP5_5_3, VI2_HSYNC_N_B, SEL_VI2_1),
 PINMUX_IPSR_GPSR(IP5_5_3, INTC_EN0_N),
 PINMUX_IPSR_MSEL(IP5_5_3, I2C1_SCL, SEL_I2C1_0),
 PINMUX_IPSR_GPSR(IP5_9_6, EX_CS5_N),
 PINMUX_IPSR_MSEL(IP5_9_6, CAN0_RX, SEL_CAN0_0),
 PINMUX_IPSR_MSEL(IP5_9_6, MSIOF1_RXD_B, SEL_SOF1_1),
 PINMUX_IPSR_GPSR(IP5_9_6, VI3_VSYNC_N),
 PINMUX_IPSR_MSEL(IP5_9_6, VI1_G2, SEL_VI1_0),
 PINMUX_IPSR_MSEL(IP5_9_6, VI1_G2_B, SEL_VI1_1),
 PINMUX_IPSR_GPSR(IP5_9_6, VI2_R4),
 PINMUX_IPSR_MSEL(IP5_9_6, IIC1_SDA, SEL_IIC1_0),
 PINMUX_IPSR_GPSR(IP5_9_6, INTC_EN1_N),
 PINMUX_IPSR_MSEL(IP5_9_6, I2C1_SDA, SEL_I2C1_0),
 PINMUX_IPSR_GPSR(IP5_12_10, BS_N),
 PINMUX_IPSR_MSEL(IP5_12_10, IETX, SEL_IEB_0),
 PINMUX_IPSR_MSEL(IP5_12_10, HTX1_B, SEL_HSCIF1_1),
 PINMUX_IPSR_MSEL(IP5_12_10, CAN1_TX, SEL_CAN1_0),
 PINMUX_IPSR_GPSR(IP5_12_10, DRACK0),
 PINMUX_IPSR_MSEL(IP5_12_10, IETX_C, SEL_IEB_2),
 PINMUX_IPSR_GPSR(IP5_14_13, RD_N),
 PINMUX_IPSR_MSEL(IP5_14_13, CAN0_TX, SEL_CAN0_0),
 PINMUX_IPSR_MSEL(IP5_14_13, SCIFA0_SCK_B, SEL_SCFA_1),
 PINMUX_IPSR_GPSR(IP5_17_15, RD_WR_N),
 PINMUX_IPSR_MSEL(IP5_17_15, VI1_G3, SEL_VI1_0),
 PINMUX_IPSR_MSEL(IP5_17_15, VI1_G3_B, SEL_VI1_1),
 PINMUX_IPSR_GPSR(IP5_17_15, VI2_R5),
 PINMUX_IPSR_MSEL(IP5_17_15, SCIFA0_RXD_B, SEL_SCFA_1),
 PINMUX_IPSR_GPSR(IP5_20_18, WE0_N),
 PINMUX_IPSR_MSEL(IP5_20_18, IECLK, SEL_IEB_0),
 PINMUX_IPSR_MSEL(IP5_20_18, CAN_CLK, SEL_CANCLK_0),
 PINMUX_IPSR_MSEL(IP5_20_18, VI2_VSYNC_N, SEL_VI2_0),
 PINMUX_IPSR_MSEL(IP5_20_18, SCIFA0_TXD_B, SEL_SCFA_1),
 PINMUX_IPSR_MSEL(IP5_20_18, VI2_VSYNC_N_B, SEL_VI2_1),
 PINMUX_IPSR_GPSR(IP5_23_21, WE1_N),
 PINMUX_IPSR_MSEL(IP5_23_21, IERX, SEL_IEB_0),
 PINMUX_IPSR_MSEL(IP5_23_21, CAN1_RX, SEL_CAN1_0),
 PINMUX_IPSR_MSEL(IP5_23_21, VI1_G4, SEL_VI1_0),
 PINMUX_IPSR_MSEL(IP5_23_21, VI1_G4_B, SEL_VI1_1),
 PINMUX_IPSR_GPSR(IP5_23_21, VI2_R6),
 PINMUX_IPSR_MSEL(IP5_23_21, SCIFA0_CTS_N_B, SEL_SCFA_1),
 PINMUX_IPSR_MSEL(IP5_23_21, IERX_C, SEL_IEB_2),
 PINMUX_IPSR_MSEL(IP5_26_24, EX_WAIT0, SEL_LBS_0),
 PINMUX_IPSR_GPSR(IP5_26_24, IRQ3),
 PINMUX_IPSR_MSEL(IP5_26_24, VI3_CLK, SEL_VI3_0),
 PINMUX_IPSR_MSEL(IP5_26_24, SCIFA0_RTS_N_B, SEL_SCFA_1),
 PINMUX_IPSR_MSEL(IP5_26_24, HRX0_B, SEL_HSCIF0_1),
 PINMUX_IPSR_MSEL(IP5_26_24, MSIOF0_SCK_B, SEL_SOF0_1),
 PINMUX_IPSR_GPSR(IP5_29_27, DREQ0_N),
 PINMUX_IPSR_MSEL(IP5_29_27, VI1_HSYNC_N, SEL_VI1_0),
 PINMUX_IPSR_MSEL(IP5_29_27, VI1_HSYNC_N_B, SEL_VI1_1),
 PINMUX_IPSR_GPSR(IP5_29_27, VI2_R7),
 PINMUX_IPSR_MSEL(IP5_29_27, SSI_SCK78_C, SEL_SSI7_2),
 PINMUX_IPSR_MSEL(IP5_29_27, SSI_WS78_B, SEL_SSI7_1),

 PINMUX_IPSR_GPSR(IP6_2_0, DACK0),
 PINMUX_IPSR_GPSR(IP6_2_0, IRQ0),
 PINMUX_IPSR_MSEL(IP6_2_0, SSI_SCK6_B, SEL_SSI6_1),
 PINMUX_IPSR_MSEL(IP6_2_0, VI1_VSYNC_N, SEL_VI1_0),
 PINMUX_IPSR_MSEL(IP6_2_0, VI1_VSYNC_N_B, SEL_VI1_1),
 PINMUX_IPSR_MSEL(IP6_2_0, SSI_WS78_C, SEL_SSI7_2),
 PINMUX_IPSR_GPSR(IP6_5_3, DREQ1_N),
 PINMUX_IPSR_MSEL(IP6_5_3, VI1_CLKENB, SEL_VI1_0),
 PINMUX_IPSR_MSEL(IP6_5_3, VI1_CLKENB_B, SEL_VI1_1),
 PINMUX_IPSR_MSEL(IP6_5_3, SSI_SDATA7_C, SEL_SSI7_2),
 PINMUX_IPSR_MSEL(IP6_5_3, SSI_SCK78_B, SEL_SSI7_1),
 PINMUX_IPSR_GPSR(IP6_8_6, DACK1),
 PINMUX_IPSR_GPSR(IP6_8_6, IRQ1),
 PINMUX_IPSR_MSEL(IP6_8_6, SSI_WS6_B, SEL_SSI6_1),
 PINMUX_IPSR_MSEL(IP6_8_6, SSI_SDATA8_C, SEL_SSI8_2),
 PINMUX_IPSR_GPSR(IP6_10_9, DREQ2_N),
 PINMUX_IPSR_MSEL(IP6_10_9, HSCK1_B, SEL_HSCIF1_1),
 PINMUX_IPSR_MSEL(IP6_10_9, HCTS0_N_B, SEL_HSCIF0_1),
 PINMUX_IPSR_MSEL(IP6_10_9, MSIOF0_TXD_B, SEL_SOF0_1),
 PINMUX_IPSR_GPSR(IP6_13_11, DACK2),
 PINMUX_IPSR_GPSR(IP6_13_11, IRQ2),
 PINMUX_IPSR_MSEL(IP6_13_11, SSI_SDATA6_B, SEL_SSI6_1),
 PINMUX_IPSR_MSEL(IP6_13_11, HRTS0_N_B, SEL_HSCIF0_1),
 PINMUX_IPSR_MSEL(IP6_13_11, MSIOF0_RXD_B, SEL_SOF0_1),
 PINMUX_IPSR_GPSR(IP6_16_14, ETH_CRS_DV),
 PINMUX_IPSR_MSEL(IP6_16_14, STP_ISCLK_0_B, SEL_SSP_1),
 PINMUX_IPSR_MSEL(IP6_16_14, TS_SDEN0_D, SEL_TSIF0_3),
 PINMUX_IPSR_MSEL(IP6_16_14, GLO_Q0_C, SEL_GPS_2),
 PINMUX_IPSR_MSEL(IP6_16_14, IIC2_SCL_E, SEL_IIC2_4),
 PINMUX_IPSR_MSEL(IP6_16_14, I2C2_SCL_E, SEL_I2C2_4),
 PINMUX_IPSR_GPSR(IP6_19_17, ETH_RX_ER),
 PINMUX_IPSR_MSEL(IP6_19_17, STP_ISD_0_B, SEL_SSP_1),
 PINMUX_IPSR_MSEL(IP6_19_17, TS_SPSYNC0_D, SEL_TSIF0_3),
 PINMUX_IPSR_MSEL(IP6_19_17, GLO_Q1_C, SEL_GPS_2),
 PINMUX_IPSR_MSEL(IP6_19_17, IIC2_SDA_E, SEL_IIC2_4),
 PINMUX_IPSR_MSEL(IP6_19_17, I2C2_SDA_E, SEL_I2C2_4),
 PINMUX_IPSR_GPSR(IP6_22_20, ETH_RXD0),
 PINMUX_IPSR_MSEL(IP6_22_20, STP_ISEN_0_B, SEL_SSP_1),
 PINMUX_IPSR_MSEL(IP6_22_20, TS_SDAT0_D, SEL_TSIF0_3),
 PINMUX_IPSR_MSEL(IP6_22_20, GLO_I0_C, SEL_GPS_2),
 PINMUX_IPSR_MSEL(IP6_22_20, SCIFB1_SCK_G, SEL_SCIFB1_6),
 PINMUX_IPSR_MSEL(IP6_22_20, SCK1_E, SEL_SCIF1_4),
 PINMUX_IPSR_GPSR(IP6_25_23, ETH_RXD1),
 PINMUX_IPSR_MSEL(IP6_25_23, HRX0_E, SEL_HSCIF0_4),
 PINMUX_IPSR_MSEL(IP6_25_23, STP_ISSYNC_0_B, SEL_SSP_1),
 PINMUX_IPSR_MSEL(IP6_25_23, TS_SCK0_D, SEL_TSIF0_3),
 PINMUX_IPSR_MSEL(IP6_25_23, GLO_I1_C, SEL_GPS_2),
 PINMUX_IPSR_MSEL(IP6_25_23, SCIFB1_RXD_G, SEL_SCIFB1_6),
 PINMUX_IPSR_MSEL(IP6_25_23, RX1_E, SEL_SCIF1_4),
 PINMUX_IPSR_GPSR(IP6_28_26, ETH_LINK),
 PINMUX_IPSR_MSEL(IP6_28_26, HTX0_E, SEL_HSCIF0_4),
 PINMUX_IPSR_MSEL(IP6_28_26, STP_IVCXO27_0_B, SEL_SSP_1),
 PINMUX_IPSR_MSEL(IP6_28_26, SCIFB1_TXD_G, SEL_SCIFB1_6),
 PINMUX_IPSR_MSEL(IP6_28_26, TX1_E, SEL_SCIF1_4),
 PINMUX_IPSR_GPSR(IP6_31_29, ETH_REF_CLK),
 PINMUX_IPSR_MSEL(IP6_31_29, HCTS0_N_E, SEL_HSCIF0_4),
 PINMUX_IPSR_MSEL(IP6_31_29, STP_IVCXO27_1_B, SEL_SSP_1),
 PINMUX_IPSR_MSEL(IP6_31_29, HRX0_F, SEL_HSCIF0_5),

 PINMUX_IPSR_GPSR(IP7_2_0, ETH_MDIO),
 PINMUX_IPSR_MSEL(IP7_2_0, HRTS0_N_E, SEL_HSCIF0_4),
 PINMUX_IPSR_MSEL(IP7_2_0, SIM0_D_C, SEL_SIM_2),
 PINMUX_IPSR_MSEL(IP7_2_0, HCTS0_N_F, SEL_HSCIF0_5),
 PINMUX_IPSR_GPSR(IP7_5_3, ETH_TXD1),
 PINMUX_IPSR_MSEL(IP7_5_3, HTX0_F, SEL_HSCIF0_5),
 PINMUX_IPSR_MSEL(IP7_5_3, BPFCLK_G, SEL_FM_6),
 PINMUX_IPSR_GPSR(IP7_7_6, ETH_TX_EN),
 PINMUX_IPSR_MSEL(IP7_7_6, SIM0_CLK_C, SEL_SIM_2),
 PINMUX_IPSR_MSEL(IP7_7_6, HRTS0_N_F, SEL_HSCIF0_5),
 PINMUX_IPSR_GPSR(IP7_9_8, ETH_MAGIC),
 PINMUX_IPSR_MSEL(IP7_9_8, SIM0_RST_C, SEL_SIM_2),
 PINMUX_IPSR_GPSR(IP7_12_10, ETH_TXD0),
 PINMUX_IPSR_MSEL(IP7_12_10, STP_ISCLK_1_B, SEL_SSP_1),
 PINMUX_IPSR_MSEL(IP7_12_10, TS_SDEN1_C, SEL_TSIF1_2),
 PINMUX_IPSR_MSEL(IP7_12_10, GLO_SCLK_C, SEL_GPS_2),
 PINMUX_IPSR_GPSR(IP7_15_13, ETH_MDC),
 PINMUX_IPSR_MSEL(IP7_15_13, STP_ISD_1_B, SEL_SSP_1),
 PINMUX_IPSR_MSEL(IP7_15_13, TS_SPSYNC1_C, SEL_TSIF1_2),
 PINMUX_IPSR_MSEL(IP7_15_13, GLO_SDATA_C, SEL_GPS_2),
 PINMUX_IPSR_GPSR(IP7_18_16, PWM0),
 PINMUX_IPSR_MSEL(IP7_18_16, SCIFA2_SCK_C, SEL_SCIFA2_2),
 PINMUX_IPSR_MSEL(IP7_18_16, STP_ISEN_1_B, SEL_SSP_1),
 PINMUX_IPSR_MSEL(IP7_18_16, TS_SDAT1_C, SEL_TSIF1_2),
 PINMUX_IPSR_MSEL(IP7_18_16, GLO_SS_C, SEL_GPS_2),
 PINMUX_IPSR_GPSR(IP7_21_19, PWM1),
 PINMUX_IPSR_MSEL(IP7_21_19, SCIFA2_TXD_C, SEL_SCIFA2_2),
 PINMUX_IPSR_MSEL(IP7_21_19, STP_ISSYNC_1_B, SEL_SSP_1),
 PINMUX_IPSR_MSEL(IP7_21_19, TS_SCK1_C, SEL_TSIF1_2),
 PINMUX_IPSR_MSEL(IP7_21_19, GLO_RFON_C, SEL_GPS_2),
 PINMUX_IPSR_GPSR(IP7_21_19, PCMOE_N),
 PINMUX_IPSR_GPSR(IP7_24_22, PWM2),
 PINMUX_IPSR_GPSR(IP7_24_22, PWMFSW0),
 PINMUX_IPSR_MSEL(IP7_24_22, SCIFA2_RXD_C, SEL_SCIFA2_2),
 PINMUX_IPSR_GPSR(IP7_24_22, PCMWE_N),
 PINMUX_IPSR_MSEL(IP7_24_22, IECLK_C, SEL_IEB_2),
 PINMUX_IPSR_GPSR(IP7_26_25, DU_DOTCLKIN1),
 PINMUX_IPSR_GPSR(IP7_26_25, AUDIO_CLKC),
 PINMUX_IPSR_GPSR(IP7_26_25, AUDIO_CLKOUT_C),
 PINMUX_IPSR_MSEL(IP7_28_27, VI0_CLK, SEL_VI0_0),
 PINMUX_IPSR_GPSR(IP7_28_27, ATACS00_N),
 PINMUX_IPSR_GPSR(IP7_28_27, AVB_RXD1),
 PINMUX_IPSR_MSEL(IP7_30_29, VI0_DATA0_VI0_B0, SEL_VI0_0),
 PINMUX_IPSR_GPSR(IP7_30_29, ATACS10_N),
 PINMUX_IPSR_GPSR(IP7_30_29, AVB_RXD2),

 PINMUX_IPSR_MSEL(IP8_1_0, VI0_DATA1_VI0_B1, SEL_VI0_0),
 PINMUX_IPSR_GPSR(IP8_1_0, ATARD0_N),
 PINMUX_IPSR_GPSR(IP8_1_0, AVB_RXD3),
 PINMUX_IPSR_MSEL(IP8_3_2, VI0_DATA2_VI0_B2, SEL_VI0_0),
 PINMUX_IPSR_GPSR(IP8_3_2, ATAWR0_N),
 PINMUX_IPSR_GPSR(IP8_3_2, AVB_RXD4),
 PINMUX_IPSR_MSEL(IP8_5_4, VI0_DATA3_VI0_B3, SEL_VI0_0),
 PINMUX_IPSR_GPSR(IP8_5_4, ATADIR0_N),
 PINMUX_IPSR_GPSR(IP8_5_4, AVB_RXD5),
 PINMUX_IPSR_MSEL(IP8_7_6, VI0_DATA4_VI0_B4, SEL_VI0_0),
 PINMUX_IPSR_GPSR(IP8_7_6, ATAG0_N),
 PINMUX_IPSR_GPSR(IP8_7_6, AVB_RXD6),
 PINMUX_IPSR_MSEL(IP8_9_8, VI0_DATA5_VI0_B5, SEL_VI0_0),
 PINMUX_IPSR_GPSR(IP8_9_8, EX_WAIT1),
 PINMUX_IPSR_GPSR(IP8_9_8, AVB_RXD7),
 PINMUX_IPSR_MSEL(IP8_11_10, VI0_DATA6_VI0_B6, SEL_VI0_0),
 PINMUX_IPSR_GPSR(IP8_11_10, AVB_RX_ER),
 PINMUX_IPSR_MSEL(IP8_13_12, VI0_DATA7_VI0_B7, SEL_VI0_0),
 PINMUX_IPSR_GPSR(IP8_13_12, AVB_RX_CLK),
 PINMUX_IPSR_MSEL(IP8_15_14, VI1_CLK, SEL_VI1_0),
 PINMUX_IPSR_GPSR(IP8_15_14, AVB_RX_DV),
 PINMUX_IPSR_MSEL(IP8_17_16, VI1_DATA0_VI1_B0, SEL_VI1_0),
 PINMUX_IPSR_MSEL(IP8_17_16, SCIFA1_SCK_D, SEL_SCIFA1_3),
 PINMUX_IPSR_GPSR(IP8_17_16, AVB_CRS),
 PINMUX_IPSR_MSEL(IP8_19_18, VI1_DATA1_VI1_B1, SEL_VI1_0),
 PINMUX_IPSR_MSEL(IP8_19_18, SCIFA1_RXD_D, SEL_SCIFA1_3),
 PINMUX_IPSR_GPSR(IP8_19_18, AVB_MDC),
 PINMUX_IPSR_MSEL(IP8_21_20, VI1_DATA2_VI1_B2, SEL_VI1_0),
 PINMUX_IPSR_MSEL(IP8_21_20, SCIFA1_TXD_D, SEL_SCIFA1_3),
 PINMUX_IPSR_GPSR(IP8_21_20, AVB_MDIO),
 PINMUX_IPSR_MSEL(IP8_23_22, VI1_DATA3_VI1_B3, SEL_VI1_0),
 PINMUX_IPSR_MSEL(IP8_23_22, SCIFA1_CTS_N_D, SEL_SCIFA1_3),
 PINMUX_IPSR_GPSR(IP8_23_22, AVB_GTX_CLK),
 PINMUX_IPSR_MSEL(IP8_25_24, VI1_DATA4_VI1_B4, SEL_VI1_0),
 PINMUX_IPSR_MSEL(IP8_25_24, SCIFA1_RTS_N_D, SEL_SCIFA1_3),
 PINMUX_IPSR_GPSR(IP8_25_24, AVB_MAGIC),
 PINMUX_IPSR_MSEL(IP8_26, VI1_DATA5_VI1_B5, SEL_VI1_0),
 PINMUX_IPSR_GPSR(IP8_26, AVB_PHY_INT),
 PINMUX_IPSR_MSEL(IP8_27, VI1_DATA6_VI1_B6, SEL_VI1_0),
 PINMUX_IPSR_GPSR(IP8_27, AVB_GTXREFCLK),
 PINMUX_IPSR_GPSR(IP8_28, SD0_CLK),
 PINMUX_IPSR_MSEL(IP8_28, VI1_DATA0_VI1_B0_B, SEL_VI1_1),
 PINMUX_IPSR_GPSR(IP8_30_29, SD0_CMD),
 PINMUX_IPSR_MSEL(IP8_30_29, SCIFB1_SCK_B, SEL_SCIFB1_1),
 PINMUX_IPSR_MSEL(IP8_30_29, VI1_DATA1_VI1_B1_B, SEL_VI1_1),

 PINMUX_IPSR_GPSR(IP9_1_0, SD0_DAT0),
 PINMUX_IPSR_MSEL(IP9_1_0, SCIFB1_RXD_B, SEL_SCIFB1_1),
 PINMUX_IPSR_MSEL(IP9_1_0, VI1_DATA2_VI1_B2_B, SEL_VI1_1),
 PINMUX_IPSR_GPSR(IP9_3_2, SD0_DAT1),
 PINMUX_IPSR_MSEL(IP9_3_2, SCIFB1_TXD_B, SEL_SCIFB1_1),
 PINMUX_IPSR_MSEL(IP9_3_2, VI1_DATA3_VI1_B3_B, SEL_VI1_1),
 PINMUX_IPSR_GPSR(IP9_5_4, SD0_DAT2),
 PINMUX_IPSR_MSEL(IP9_5_4, SCIFB1_CTS_N_B, SEL_SCIFB1_1),
 PINMUX_IPSR_MSEL(IP9_5_4, VI1_DATA4_VI1_B4_B, SEL_VI1_1),
 PINMUX_IPSR_GPSR(IP9_7_6, SD0_DAT3),
 PINMUX_IPSR_MSEL(IP9_7_6, SCIFB1_RTS_N_B, SEL_SCIFB1_1),
 PINMUX_IPSR_MSEL(IP9_7_6, VI1_DATA5_VI1_B5_B, SEL_VI1_1),
 PINMUX_IPSR_GPSR(IP9_11_8, SD0_CD),
 PINMUX_IPSR_GPSR(IP9_11_8, MMC0_D6),
 PINMUX_IPSR_MSEL(IP9_11_8, TS_SDEN0_B, SEL_TSIF0_1),
 PINMUX_IPSR_GPSR(IP9_11_8, USB0_EXTP),
 PINMUX_IPSR_MSEL(IP9_11_8, GLO_SCLK, SEL_GPS_0),
 PINMUX_IPSR_MSEL(IP9_11_8, VI1_DATA6_VI1_B6_B, SEL_VI1_1),
 PINMUX_IPSR_MSEL(IP9_11_8, IIC1_SCL_B, SEL_IIC1_1),
 PINMUX_IPSR_MSEL(IP9_11_8, I2C1_SCL_B, SEL_I2C1_1),
 PINMUX_IPSR_MSEL(IP9_11_8, VI2_DATA6_VI2_B6_B, SEL_VI2_1),
 PINMUX_IPSR_GPSR(IP9_15_12, SD0_WP),
 PINMUX_IPSR_GPSR(IP9_15_12, MMC0_D7),
 PINMUX_IPSR_MSEL(IP9_15_12, TS_SPSYNC0_B, SEL_TSIF0_1),
 PINMUX_IPSR_GPSR(IP9_15_12, USB0_IDIN),
 PINMUX_IPSR_MSEL(IP9_15_12, GLO_SDATA, SEL_GPS_0),
 PINMUX_IPSR_MSEL(IP9_15_12, VI1_DATA7_VI1_B7_B, SEL_VI1_1),
 PINMUX_IPSR_MSEL(IP9_15_12, IIC1_SDA_B, SEL_IIC1_1),
 PINMUX_IPSR_MSEL(IP9_15_12, I2C1_SDA_B, SEL_I2C1_1),
 PINMUX_IPSR_MSEL(IP9_15_12, VI2_DATA7_VI2_B7_B, SEL_VI2_1),
 PINMUX_IPSR_GPSR(IP9_17_16, SD1_CLK),
 PINMUX_IPSR_GPSR(IP9_17_16, AVB_TX_EN),
 PINMUX_IPSR_GPSR(IP9_19_18, SD1_CMD),
 PINMUX_IPSR_GPSR(IP9_19_18, AVB_TX_ER),
 PINMUX_IPSR_MSEL(IP9_19_18, SCIFB0_SCK_B, SEL_SCIFB_1),
 PINMUX_IPSR_GPSR(IP9_21_20, SD1_DAT0),
 PINMUX_IPSR_GPSR(IP9_21_20, AVB_TX_CLK),
 PINMUX_IPSR_MSEL(IP9_21_20, SCIFB0_RXD_B, SEL_SCIFB_1),
 PINMUX_IPSR_GPSR(IP9_23_22, SD1_DAT1),
 PINMUX_IPSR_GPSR(IP9_23_22, AVB_LINK),
 PINMUX_IPSR_MSEL(IP9_23_22, SCIFB0_TXD_B, SEL_SCIFB_1),
 PINMUX_IPSR_GPSR(IP9_25_24, SD1_DAT2),
 PINMUX_IPSR_GPSR(IP9_25_24, AVB_COL),
 PINMUX_IPSR_MSEL(IP9_25_24, SCIFB0_CTS_N_B, SEL_SCIFB_1),
 PINMUX_IPSR_GPSR(IP9_27_26, SD1_DAT3),
 PINMUX_IPSR_GPSR(IP9_27_26, AVB_RXD0),
 PINMUX_IPSR_MSEL(IP9_27_26, SCIFB0_RTS_N_B, SEL_SCIFB_1),
 PINMUX_IPSR_GPSR(IP9_31_28, SD1_CD),
 PINMUX_IPSR_GPSR(IP9_31_28, MMC1_D6),
 PINMUX_IPSR_MSEL(IP9_31_28, TS_SDEN1, SEL_TSIF1_0),
 PINMUX_IPSR_GPSR(IP9_31_28, USB1_EXTP),
 PINMUX_IPSR_MSEL(IP9_31_28, GLO_SS, SEL_GPS_0),
 PINMUX_IPSR_MSEL(IP9_31_28, VI0_CLK_B, SEL_VI0_1),
 PINMUX_IPSR_MSEL(IP9_31_28, IIC2_SCL_D, SEL_IIC2_3),
 PINMUX_IPSR_MSEL(IP9_31_28, I2C2_SCL_D, SEL_I2C2_3),
 PINMUX_IPSR_MSEL(IP9_31_28, SIM0_CLK_B, SEL_SIM_1),
 PINMUX_IPSR_MSEL(IP9_31_28, VI3_CLK_B, SEL_VI3_1),

 PINMUX_IPSR_GPSR(IP10_3_0, SD1_WP),
 PINMUX_IPSR_GPSR(IP10_3_0, MMC1_D7),
 PINMUX_IPSR_MSEL(IP10_3_0, TS_SPSYNC1, SEL_TSIF1_0),
 PINMUX_IPSR_GPSR(IP10_3_0, USB1_IDIN),
 PINMUX_IPSR_MSEL(IP10_3_0, GLO_RFON, SEL_GPS_0),
 PINMUX_IPSR_MSEL(IP10_3_0, VI1_CLK_B, SEL_VI1_1),
 PINMUX_IPSR_MSEL(IP10_3_0, IIC2_SDA_D, SEL_IIC2_3),
 PINMUX_IPSR_MSEL(IP10_3_0, I2C2_SDA_D, SEL_I2C2_3),
 PINMUX_IPSR_MSEL(IP10_3_0, SIM0_D_B, SEL_SIM_1),
 PINMUX_IPSR_GPSR(IP10_6_4, SD2_CLK),
 PINMUX_IPSR_GPSR(IP10_6_4, MMC0_CLK),
 PINMUX_IPSR_MSEL(IP10_6_4, SIM0_CLK, SEL_SIM_0),
 PINMUX_IPSR_MSEL(IP10_6_4, VI0_DATA0_VI0_B0_B, SEL_VI0_1),
 PINMUX_IPSR_MSEL(IP10_6_4, TS_SDEN0_C, SEL_TSIF0_2),
 PINMUX_IPSR_MSEL(IP10_6_4, GLO_SCLK_B, SEL_GPS_1),
 PINMUX_IPSR_MSEL(IP10_6_4, VI3_DATA0_B, SEL_VI3_1),
 PINMUX_IPSR_GPSR(IP10_10_7, SD2_CMD),
 PINMUX_IPSR_GPSR(IP10_10_7, MMC0_CMD),
 PINMUX_IPSR_MSEL(IP10_10_7, SIM0_D, SEL_SIM_0),
 PINMUX_IPSR_MSEL(IP10_10_7, VI0_DATA1_VI0_B1_B, SEL_VI0_1),
 PINMUX_IPSR_MSEL(IP10_10_7, SCIFB1_SCK_E, SEL_SCIFB1_4),
 PINMUX_IPSR_MSEL(IP10_10_7, SCK1_D, SEL_SCIF1_3),
 PINMUX_IPSR_MSEL(IP10_10_7, TS_SPSYNC0_C, SEL_TSIF0_2),
 PINMUX_IPSR_MSEL(IP10_10_7, GLO_SDATA_B, SEL_GPS_1),
 PINMUX_IPSR_MSEL(IP10_10_7, VI3_DATA1_B, SEL_VI3_1),
 PINMUX_IPSR_GPSR(IP10_14_11, SD2_DAT0),
 PINMUX_IPSR_GPSR(IP10_14_11, MMC0_D0),
 PINMUX_IPSR_MSEL(IP10_14_11, FMCLK_B, SEL_FM_1),
 PINMUX_IPSR_MSEL(IP10_14_11, VI0_DATA2_VI0_B2_B, SEL_VI0_1),
 PINMUX_IPSR_MSEL(IP10_14_11, SCIFB1_RXD_E, SEL_SCIFB1_4),
 PINMUX_IPSR_MSEL(IP10_14_11, RX1_D, SEL_SCIF1_3),
 PINMUX_IPSR_MSEL(IP10_14_11, TS_SDAT0_C, SEL_TSIF0_2),
 PINMUX_IPSR_MSEL(IP10_14_11, GLO_SS_B, SEL_GPS_1),
 PINMUX_IPSR_MSEL(IP10_14_11, VI3_DATA2_B, SEL_VI3_1),
 PINMUX_IPSR_GPSR(IP10_18_15, SD2_DAT1),
 PINMUX_IPSR_GPSR(IP10_18_15, MMC0_D1),
 PINMUX_IPSR_MSEL(IP10_18_15, FMIN_B, SEL_FM_1),
 PINMUX_IPSR_MSEL(IP10_18_15, VI0_DATA3_VI0_B3_B, SEL_VI0_1),
 PINMUX_IPSR_MSEL(IP10_18_15, SCIFB1_TXD_E, SEL_SCIFB1_4),
 PINMUX_IPSR_MSEL(IP10_18_15, TX1_D, SEL_SCIF1_3),
 PINMUX_IPSR_MSEL(IP10_18_15, TS_SCK0_C, SEL_TSIF0_2),
 PINMUX_IPSR_MSEL(IP10_18_15, GLO_RFON_B, SEL_GPS_1),
 PINMUX_IPSR_MSEL(IP10_18_15, VI3_DATA3_B, SEL_VI3_1),
 PINMUX_IPSR_GPSR(IP10_22_19, SD2_DAT2),
 PINMUX_IPSR_GPSR(IP10_22_19, MMC0_D2),
 PINMUX_IPSR_MSEL(IP10_22_19, BPFCLK_B, SEL_FM_1),
 PINMUX_IPSR_MSEL(IP10_22_19, VI0_DATA4_VI0_B4_B, SEL_VI0_1),
 PINMUX_IPSR_MSEL(IP10_22_19, HRX0_D, SEL_HSCIF0_3),
 PINMUX_IPSR_MSEL(IP10_22_19, TS_SDEN1_B, SEL_TSIF1_1),
 PINMUX_IPSR_MSEL(IP10_22_19, GLO_Q0_B, SEL_GPS_1),
 PINMUX_IPSR_MSEL(IP10_22_19, VI3_DATA4_B, SEL_VI3_1),
 PINMUX_IPSR_GPSR(IP10_25_23, SD2_DAT3),
 PINMUX_IPSR_GPSR(IP10_25_23, MMC0_D3),
 PINMUX_IPSR_MSEL(IP10_25_23, SIM0_RST, SEL_SIM_0),
 PINMUX_IPSR_MSEL(IP10_25_23, VI0_DATA5_VI0_B5_B, SEL_VI0_1),
 PINMUX_IPSR_MSEL(IP10_25_23, HTX0_D, SEL_HSCIF0_3),
 PINMUX_IPSR_MSEL(IP10_25_23, TS_SPSYNC1_B, SEL_TSIF1_1),
 PINMUX_IPSR_MSEL(IP10_25_23, GLO_Q1_B, SEL_GPS_1),
 PINMUX_IPSR_MSEL(IP10_25_23, VI3_DATA5_B, SEL_VI3_1),
 PINMUX_IPSR_GPSR(IP10_29_26, SD2_CD),
 PINMUX_IPSR_GPSR(IP10_29_26, MMC0_D4),
 PINMUX_IPSR_MSEL(IP10_29_26, TS_SDAT0_B, SEL_TSIF0_1),
 PINMUX_IPSR_GPSR(IP10_29_26, USB2_EXTP),
 PINMUX_IPSR_MSEL(IP10_29_26, GLO_I0, SEL_GPS_0),
 PINMUX_IPSR_MSEL(IP10_29_26, VI0_DATA6_VI0_B6_B, SEL_VI0_1),
 PINMUX_IPSR_MSEL(IP10_29_26, HCTS0_N_D, SEL_HSCIF0_3),
 PINMUX_IPSR_MSEL(IP10_29_26, TS_SDAT1_B, SEL_TSIF1_1),
 PINMUX_IPSR_MSEL(IP10_29_26, GLO_I0_B, SEL_GPS_1),
 PINMUX_IPSR_MSEL(IP10_29_26, VI3_DATA6_B, SEL_VI3_1),

 PINMUX_IPSR_GPSR(IP11_3_0, SD2_WP),
 PINMUX_IPSR_GPSR(IP11_3_0, MMC0_D5),
 PINMUX_IPSR_MSEL(IP11_3_0, TS_SCK0_B, SEL_TSIF0_1),
 PINMUX_IPSR_GPSR(IP11_3_0, USB2_IDIN),
 PINMUX_IPSR_MSEL(IP11_3_0, GLO_I1, SEL_GPS_0),
 PINMUX_IPSR_MSEL(IP11_3_0, VI0_DATA7_VI0_B7_B, SEL_VI0_1),
 PINMUX_IPSR_MSEL(IP11_3_0, HRTS0_N_D, SEL_HSCIF0_3),
 PINMUX_IPSR_MSEL(IP11_3_0, TS_SCK1_B, SEL_TSIF1_1),
 PINMUX_IPSR_MSEL(IP11_3_0, GLO_I1_B, SEL_GPS_1),
 PINMUX_IPSR_MSEL(IP11_3_0, VI3_DATA7_B, SEL_VI3_1),
 PINMUX_IPSR_GPSR(IP11_4, SD3_CLK),
 PINMUX_IPSR_GPSR(IP11_4, MMC1_CLK),
 PINMUX_IPSR_GPSR(IP11_6_5, SD3_CMD),
 PINMUX_IPSR_GPSR(IP11_6_5, MMC1_CMD),
 PINMUX_IPSR_GPSR(IP11_6_5, MTS_N),
 PINMUX_IPSR_GPSR(IP11_8_7, SD3_DAT0),
 PINMUX_IPSR_GPSR(IP11_8_7, MMC1_D0),
 PINMUX_IPSR_GPSR(IP11_8_7, STM_N),
 PINMUX_IPSR_GPSR(IP11_10_9, SD3_DAT1),
 PINMUX_IPSR_GPSR(IP11_10_9, MMC1_D1),
 PINMUX_IPSR_GPSR(IP11_10_9, MDATA),
 PINMUX_IPSR_GPSR(IP11_12_11, SD3_DAT2),
 PINMUX_IPSR_GPSR(IP11_12_11, MMC1_D2),
 PINMUX_IPSR_GPSR(IP11_12_11, SDATA),
 PINMUX_IPSR_GPSR(IP11_14_13, SD3_DAT3),
 PINMUX_IPSR_GPSR(IP11_14_13, MMC1_D3),
 PINMUX_IPSR_GPSR(IP11_14_13, SCKZ),
 PINMUX_IPSR_GPSR(IP11_17_15, SD3_CD),
 PINMUX_IPSR_GPSR(IP11_17_15, MMC1_D4),
 PINMUX_IPSR_MSEL(IP11_17_15, TS_SDAT1, SEL_TSIF1_0),
 PINMUX_IPSR_GPSR(IP11_17_15, VSP),
 PINMUX_IPSR_MSEL(IP11_17_15, GLO_Q0, SEL_GPS_0),
 PINMUX_IPSR_MSEL(IP11_17_15, SIM0_RST_B, SEL_SIM_1),
 PINMUX_IPSR_GPSR(IP11_21_18, SD3_WP),
 PINMUX_IPSR_GPSR(IP11_21_18, MMC1_D5),
 PINMUX_IPSR_MSEL(IP11_21_18, TS_SCK1, SEL_TSIF1_0),
 PINMUX_IPSR_MSEL(IP11_21_18, GLO_Q1, SEL_GPS_0),
 PINMUX_IPSR_MSEL(IP11_21_18, FMIN_C, SEL_FM_2),
 PINMUX_IPSR_MSEL(IP11_21_18, FMIN_E, SEL_FM_4),
 PINMUX_IPSR_MSEL(IP11_21_18, FMIN_F, SEL_FM_5),
 PINMUX_IPSR_GPSR(IP11_23_22, MLB_CLK),
 PINMUX_IPSR_MSEL(IP11_23_22, IIC2_SCL_B, SEL_IIC2_1),
 PINMUX_IPSR_MSEL(IP11_23_22, I2C2_SCL_B, SEL_I2C2_1),
 PINMUX_IPSR_GPSR(IP11_26_24, MLB_SIG),
 PINMUX_IPSR_MSEL(IP11_26_24, SCIFB1_RXD_D, SEL_SCIFB1_3),
 PINMUX_IPSR_MSEL(IP11_26_24, RX1_C, SEL_SCIF1_2),
 PINMUX_IPSR_MSEL(IP11_26_24, IIC2_SDA_B, SEL_IIC2_1),
 PINMUX_IPSR_MSEL(IP11_26_24, I2C2_SDA_B, SEL_I2C2_1),
 PINMUX_IPSR_GPSR(IP11_29_27, MLB_DAT),
 PINMUX_IPSR_MSEL(IP11_29_27, SCIFB1_TXD_D, SEL_SCIFB1_3),
 PINMUX_IPSR_MSEL(IP11_29_27, TX1_C, SEL_SCIF1_2),
 PINMUX_IPSR_MSEL(IP11_29_27, BPFCLK_C, SEL_FM_2),
 PINMUX_IPSR_GPSR(IP11_31_30, SSI_SCK0129),
 PINMUX_IPSR_MSEL(IP11_31_30, CAN_CLK_B, SEL_CANCLK_1),
 PINMUX_IPSR_GPSR(IP11_31_30, MOUT0),

 PINMUX_IPSR_GPSR(IP12_1_0, SSI_WS0129),
 PINMUX_IPSR_MSEL(IP12_1_0, CAN0_TX_B, SEL_CAN0_1),
 PINMUX_IPSR_GPSR(IP12_1_0, MOUT1),
 PINMUX_IPSR_GPSR(IP12_3_2, SSI_SDATA0),
 PINMUX_IPSR_MSEL(IP12_3_2, CAN0_RX_B, SEL_CAN0_1),
 PINMUX_IPSR_GPSR(IP12_3_2, MOUT2),
 PINMUX_IPSR_GPSR(IP12_5_4, SSI_SDATA1),
 PINMUX_IPSR_MSEL(IP12_5_4, CAN1_TX_B, SEL_CAN1_1),
 PINMUX_IPSR_GPSR(IP12_5_4, MOUT5),
 PINMUX_IPSR_GPSR(IP12_7_6, SSI_SDATA2),
 PINMUX_IPSR_MSEL(IP12_7_6, CAN1_RX_B, SEL_CAN1_1),
 PINMUX_IPSR_GPSR(IP12_7_6, SSI_SCK1),
 PINMUX_IPSR_GPSR(IP12_7_6, MOUT6),
 PINMUX_IPSR_GPSR(IP12_10_8, SSI_SCK34),
--> --------------------

--> maximum size reached

--> --------------------