Quelle  am335x-baltos.dtsi   Sprache: unbekannt

// SPDX-License-Identifier: GPL-2.0-only
/*
 * Copyright (C) 2012 Texas Instruments Incorporated - https://www.ti.com/
 */

/*
 * VScom OnRISC
 * https://www.vscom.de
 */

#include "am33xx.dtsi"
#include <dt-bindings/pwm/pwm.h>
#include <dt-bindings/interrupt-controller/irq.h>

/ {
 compatible = "vscom,onrisc", "ti,am33xx";

 cpus {
  cpu@0 {
   cpu0-supply = <&vdd1_reg>;
  };
 };

 memory@80000000 {
  device_type = "memory";
  reg = <0x80000000 0x10000000>; /* 256 MB */
 };

 vbat: fixedregulator0 {
  compatible = "regulator-fixed";
  regulator-name = "vbat";
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
  regulator-boot-on;
 };

 wl12xx_vmmc: fixedregulator2 {
  pinctrl-names = "default";
  pinctrl-0 = <&wl12xx_gpio>;
  compatible = "regulator-fixed";
  regulator-name = "vwl1271";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  gpio = <&gpio3 8 0>;
  startup-delay-us = <70000>;
  enable-active-high;
 };
};

&am33xx_pinmux {
 mmc2_pins: mmc2-pins {
  pinctrl-single,pins = <
   AM33XX_PADCONF(AM335X_PIN_GPMC_AD8, PIN_INPUT_PULLUP, MUX_MODE2)      /* gpmc_ad8.mmc1_dat0_mux0 */
   AM33XX_PADCONF(AM335X_PIN_GPMC_AD9, PIN_INPUT_PULLUP, MUX_MODE2)      /* gpmc_ad9.mmc1_dat1_mux0 */
   AM33XX_PADCONF(AM335X_PIN_GPMC_AD10, PIN_INPUT_PULLUP, MUX_MODE2)      /* gpmc_ad10.mmc1_dat2_mux0 */
   AM33XX_PADCONF(AM335X_PIN_GPMC_AD11, PIN_INPUT_PULLUP, MUX_MODE2)      /* gpmc_ad11.mmc1_dat3_mux0 */
   AM33XX_PADCONF(AM335X_PIN_GPMC_CSN1, PIN_INPUT_PULLUP, MUX_MODE2)      /* gpmc_csn1.mmc1_clk_mux0 */
   AM33XX_PADCONF(AM335X_PIN_GPMC_CSN2, PIN_INPUT_PULLUP, MUX_MODE2)      /* gpmc_csn2.mmc1_cmd_mux0 */
   AM33XX_PADCONF(AM335X_PIN_EMU0, PIN_INPUT_PULLUP, MUX_MODE7)      /* emu0.gpio3[7] */
  >;
 };

 wl12xx_gpio: wl12xx-gpio-pins {
  pinctrl-single,pins = <
   AM33XX_PADCONF(AM335X_PIN_EMU1, PIN_OUTPUT_PULLUP, MUX_MODE7)      /* emu1.gpio3[8] */
  >;
 };

 tps65910_pins: tps65910-pins {
  pinctrl-single,pins = <
   AM33XX_PADCONF(AM335X_PIN_GPMC_BEN1, PIN_INPUT_PULLUP, MUX_MODE7)      /* gpmc_ben1.gpio1[28] */
  >;
 };

 i2c1_pins: i2c1-pins {
  pinctrl-single,pins = <
   AM33XX_PADCONF(AM335X_PIN_SPI0_D1, PIN_INPUT, MUX_MODE2)      /* spi0_d1.i2c1_sda_mux3 */
   AM33XX_PADCONF(AM335X_PIN_SPI0_CS0, PIN_INPUT, MUX_MODE2)      /* spi0_cs0.i2c1_scl_mux3 */
  >;
 };

 uart0_pins: uart0-pins {
  pinctrl-single,pins = <
   AM33XX_PADCONF(AM335X_PIN_UART0_RXD, PIN_INPUT_PULLUP, MUX_MODE0)
   AM33XX_PADCONF(AM335X_PIN_UART0_TXD, PIN_OUTPUT_PULLDOWN, MUX_MODE0)
  >;
 };

 cpsw_default: cpsw-default-pins {
  pinctrl-single,pins = <
   /* Slave 1 */
   AM33XX_PADCONF(AM335X_PIN_MII1_CRS, PIN_INPUT_PULLDOWN, MUX_MODE1)       /* mii1_crs.rmii1_crs_dv */
   AM33XX_PADCONF(AM335X_PIN_MII1_TX_EN, PIN_OUTPUT_PULLDOWN, MUX_MODE1)      /* mii1_tx_en.rmii1_txen */
   AM33XX_PADCONF(AM335X_PIN_MII1_TXD1, PIN_OUTPUT_PULLDOWN, MUX_MODE1)      /* mii1_txd1.rmii1_txd1 */
   AM33XX_PADCONF(AM335X_PIN_MII1_TXD0, PIN_OUTPUT_PULLDOWN, MUX_MODE1)      /* mii1_txd0.rmii1_txd0 */
   AM33XX_PADCONF(AM335X_PIN_MII1_RXD1, PIN_INPUT_PULLDOWN, MUX_MODE1)      /* mii1_rxd1.rmii1_rxd1 */
   AM33XX_PADCONF(AM335X_PIN_MII1_RXD0, PIN_INPUT_PULLDOWN, MUX_MODE1)      /* mii1_rxd0.rmii1_rxd0 */
   AM33XX_PADCONF(AM335X_PIN_RMII1_REF_CLK, PIN_INPUT_PULLDOWN, MUX_MODE0)      /* rmii1_ref_clk.rmii1_refclk */


   /* Slave 2 */
   AM33XX_PADCONF(AM335X_PIN_GPMC_A0, PIN_OUTPUT_PULLDOWN, MUX_MODE2) /* gpmc_a0.rgmii2_tctl */
   AM33XX_PADCONF(AM335X_PIN_GPMC_A1, PIN_INPUT_PULLDOWN, MUX_MODE2) /* gpmc_a1.rgmii2_rctl */
   AM33XX_PADCONF(AM335X_PIN_GPMC_A2, PIN_OUTPUT_PULLDOWN, MUX_MODE2) /* gpmc_a2.rgmii2_td3 */
   AM33XX_PADCONF(AM335X_PIN_GPMC_A3, PIN_OUTPUT_PULLDOWN, MUX_MODE2) /* gpmc_a3.rgmii2_td2 */
   AM33XX_PADCONF(AM335X_PIN_GPMC_A4, PIN_OUTPUT_PULLDOWN, MUX_MODE2) /* gpmc_a4.rgmii2_td1 */
   AM33XX_PADCONF(AM335X_PIN_GPMC_A5, PIN_OUTPUT_PULLDOWN, MUX_MODE2) /* gpmc_a5.rgmii2_td0 */
   AM33XX_PADCONF(AM335X_PIN_GPMC_A6, PIN_OUTPUT_PULLDOWN, MUX_MODE2) /* gpmc_a6.rgmii2_tclk */
   AM33XX_PADCONF(AM335X_PIN_GPMC_A7, PIN_INPUT_PULLDOWN, MUX_MODE2) /* gpmc_a7.rgmii2_rclk */
   AM33XX_PADCONF(AM335X_PIN_GPMC_A8, PIN_INPUT_PULLDOWN, MUX_MODE2) /* gpmc_a8.rgmii2_rd3 */
   AM33XX_PADCONF(AM335X_PIN_GPMC_A9, PIN_INPUT_PULLDOWN, MUX_MODE2) /* gpmc_a9.rgmii2_rd2 */
   AM33XX_PADCONF(AM335X_PIN_GPMC_A10, PIN_INPUT_PULLDOWN, MUX_MODE2) /* gpmc_a10.rgmii2_rd1 */
   AM33XX_PADCONF(AM335X_PIN_GPMC_A11, PIN_INPUT_PULLDOWN, MUX_MODE2) /* gpmc_a11.rgmii2_rd0 */
  >;
 };

 cpsw_sleep: cpsw-sleep-pins {
  pinctrl-single,pins = <
   /* Slave 1 reset value */
   AM33XX_PADCONF(AM335X_PIN_MII1_CRS, PIN_INPUT_PULLDOWN, MUX_MODE7)
   AM33XX_PADCONF(AM335X_PIN_MII1_TX_EN, PIN_INPUT_PULLDOWN, MUX_MODE7)
   AM33XX_PADCONF(AM335X_PIN_MII1_TXD1, PIN_INPUT_PULLDOWN, MUX_MODE7)
   AM33XX_PADCONF(AM335X_PIN_MII1_TXD0, PIN_INPUT_PULLDOWN, MUX_MODE7)
   AM33XX_PADCONF(AM335X_PIN_MII1_RXD1, PIN_INPUT_PULLDOWN, MUX_MODE7)
   AM33XX_PADCONF(AM335X_PIN_MII1_RXD0, PIN_INPUT_PULLDOWN, MUX_MODE7)
   AM33XX_PADCONF(AM335X_PIN_RMII1_REF_CLK, PIN_INPUT_PULLDOWN, MUX_MODE7)

   /* Slave 2 reset value*/
   AM33XX_PADCONF(AM335X_PIN_GPMC_A0, PIN_INPUT_PULLDOWN, MUX_MODE7)
   AM33XX_PADCONF(AM335X_PIN_GPMC_A1, PIN_INPUT_PULLDOWN, MUX_MODE7)
   AM33XX_PADCONF(AM335X_PIN_GPMC_A2, PIN_INPUT_PULLDOWN, MUX_MODE7)
   AM33XX_PADCONF(AM335X_PIN_GPMC_A3, PIN_INPUT_PULLDOWN, MUX_MODE7)
   AM33XX_PADCONF(AM335X_PIN_GPMC_A4, PIN_INPUT_PULLDOWN, MUX_MODE7)
   AM33XX_PADCONF(AM335X_PIN_GPMC_A5, PIN_INPUT_PULLDOWN, MUX_MODE7)
   AM33XX_PADCONF(AM335X_PIN_GPMC_A6, PIN_INPUT_PULLDOWN, MUX_MODE7)
   AM33XX_PADCONF(AM335X_PIN_GPMC_A7, PIN_INPUT_PULLDOWN, MUX_MODE7)
   AM33XX_PADCONF(AM335X_PIN_GPMC_A8, PIN_INPUT_PULLDOWN, MUX_MODE7)
   AM33XX_PADCONF(AM335X_PIN_GPMC_A9, PIN_INPUT_PULLDOWN, MUX_MODE7)
   AM33XX_PADCONF(AM335X_PIN_GPMC_A10, PIN_INPUT_PULLDOWN, MUX_MODE7)
   AM33XX_PADCONF(AM335X_PIN_GPMC_A11, PIN_INPUT_PULLDOWN, MUX_MODE7)
  >;
 };

 davinci_mdio_default: davinci-mdio-default-pins {
  pinctrl-single,pins = <
   /* MDIO */
   AM33XX_PADCONF(AM335X_PIN_MDIO, PIN_INPUT_PULLUP | SLEWCTRL_FAST, MUX_MODE0) /* mdio_data.mdio_data */
   AM33XX_PADCONF(AM335X_PIN_MDC, PIN_OUTPUT_PULLUP, MUX_MODE0)   /* mdio_clk.mdio_clk */
  >;
 };

 davinci_mdio_sleep: davinci-mdio-sleep-pins {
  pinctrl-single,pins = <
   /* MDIO reset value */
   AM33XX_PADCONF(AM335X_PIN_MDIO, PIN_INPUT_PULLDOWN, MUX_MODE7)
   AM33XX_PADCONF(AM335X_PIN_MDC, PIN_INPUT_PULLDOWN, MUX_MODE7)
  >;
 };

 nandflash_pins_s0: nandflash-s0-pins {
  pinctrl-single,pins = <
   AM33XX_PADCONF(AM335X_PIN_GPMC_AD0, PIN_INPUT_PULLUP, MUX_MODE0) /* gpmc_ad0.gpmc_ad0 */
   AM33XX_PADCONF(AM335X_PIN_GPMC_AD1, PIN_INPUT_PULLUP, MUX_MODE0) /* gpmc_ad1.gpmc_ad1 */
   AM33XX_PADCONF(AM335X_PIN_GPMC_AD2, PIN_INPUT_PULLUP, MUX_MODE0) /* gpmc_ad2.gpmc_ad2 */
   AM33XX_PADCONF(AM335X_PIN_GPMC_AD3, PIN_INPUT_PULLUP, MUX_MODE0) /* gpmc_ad3.gpmc_ad3 */
   AM33XX_PADCONF(AM335X_PIN_GPMC_AD4, PIN_INPUT_PULLUP, MUX_MODE0) /* gpmc_ad4.gpmc_ad4 */
   AM33XX_PADCONF(AM335X_PIN_GPMC_AD5, PIN_INPUT_PULLUP, MUX_MODE0) /* gpmc_ad5.gpmc_ad5 */
   AM33XX_PADCONF(AM335X_PIN_GPMC_AD6, PIN_INPUT_PULLUP, MUX_MODE0) /* gpmc_ad6.gpmc_ad6 */
   AM33XX_PADCONF(AM335X_PIN_GPMC_AD7, PIN_INPUT_PULLUP, MUX_MODE0) /* gpmc_ad7.gpmc_ad7 */
   AM33XX_PADCONF(AM335X_PIN_GPMC_WAIT0, PIN_INPUT_PULLUP, MUX_MODE0) /* gpmc_wait0.gpmc_wait0 */
   AM33XX_PADCONF(AM335X_PIN_GPMC_WPN, PIN_INPUT_PULLUP, MUX_MODE7) /* gpmc_wpn.gpio0_31 */
   AM33XX_PADCONF(AM335X_PIN_GPMC_CSN0, PIN_OUTPUT, MUX_MODE0)  /* gpmc_csn0.gpmc_csn0  */
   AM33XX_PADCONF(AM335X_PIN_GPMC_ADVN_ALE, PIN_OUTPUT, MUX_MODE0)  /* gpmc_advn_ale.gpmc_advn_ale */
   AM33XX_PADCONF(AM335X_PIN_GPMC_OEN_REN, PIN_OUTPUT, MUX_MODE0)  /* gpmc_oen_ren.gpmc_oen_ren */
   AM33XX_PADCONF(AM335X_PIN_GPMC_WEN, PIN_OUTPUT, MUX_MODE0)  /* gpmc_wen.gpmc_wen */
   AM33XX_PADCONF(AM335X_PIN_GPMC_BEN0_CLE, PIN_OUTPUT, MUX_MODE0)  /* gpmc_be0n_cle.gpmc_be0n_cle */
  >;
 };
};

&elm {
 status = "okay";
};

&gpmc {
 pinctrl-names = "default";
 pinctrl-0 = <&nandflash_pins_s0>;
 ranges = <0 0 0x08000000 0x10000000>; /* CS0: NAND */
 status = "okay";

 nand@0,0 {
  compatible = "ti,omap2-nand";
  reg = <0 0 4>; /* CS0, offset 0, IO size 4 */
  interrupt-parent = <&gpmc>;
  interrupts = <0 IRQ_TYPE_NONE>, /* fifoevent */
        <1 IRQ_TYPE_NONE>; /* termcount */
  rb-gpios = <&gpmc 0 GPIO_ACTIVE_HIGH>; /* gpmc_wait0 */
  nand-bus-width = <8>;
  ti,nand-ecc-opt = "bch8";
  ti,nand-xfer-type = "prefetch-dma";

  gpmc,device-width = <1>;
  gpmc,sync-clk-ps = <0>;
  gpmc,cs-on-ns = <0>;
  gpmc,cs-rd-off-ns = <44>;
  gpmc,cs-wr-off-ns = <44>;
  gpmc,adv-on-ns = <6>;
  gpmc,adv-rd-off-ns = <34>;
  gpmc,adv-wr-off-ns = <44>;
  gpmc,we-on-ns = <0>;
  gpmc,we-off-ns = <40>;
  gpmc,oe-on-ns = <0>;
  gpmc,oe-off-ns = <54>;
  gpmc,access-ns = <64>;
  gpmc,rd-cycle-ns = <82>;
  gpmc,wr-cycle-ns = <82>;
  gpmc,bus-turnaround-ns = <0>;
  gpmc,cycle2cycle-delay-ns = <0>;
  gpmc,clk-activation-ns = <0>;
  gpmc,wr-access-ns = <40>;
  gpmc,wr-data-mux-bus-ns = <0>;

  #address-cells = <1>;
  #size-cells = <1>;
  ti,elm-id = <&elm>;
 };
};

&uart0 {
 pinctrl-names = "default";
 pinctrl-0 = <&uart0_pins>;

 status = "okay";
};

&i2c1 {
 pinctrl-names = "default";
 pinctrl-0 = <&i2c1_pins>;

 status = "okay";
 clock-frequency = <400000>;

 tps: tps@2d {
  reg = <0x2d>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-parent = <&gpio1>;
  interrupts = <28 IRQ_TYPE_EDGE_RISING>;
  pinctrl-names = "default";
  pinctrl-0 = <&tps65910_pins>;
 };

 eeprom@50 {
  compatible = "atmel,24c02";
  pagesize = <8>;
  reg = <0x50>;
 };
};

#include "../../tps65910.dtsi"

&tps {
 vcc1-supply = <&vbat>;
 vcc2-supply = <&vbat>;
 vcc3-supply = <&vbat>;
 vcc4-supply = <&vbat>;
 vcc5-supply = <&vbat>;
 vcc6-supply = <&vbat>;
 vcc7-supply = <&vbat>;
 vccio-supply = <&vbat>;

 ti,en-ck32k-xtal;

 regulators {
  vrtc_reg: regulator@0 {
   regulator-always-on;
  };

  vio_reg: regulator@1 {
   regulator-always-on;
  };

  vdd1_reg: regulator@2 {
   /* VDD_MPU voltage limits 0.95V - 1.26V with +/-4% tolerance */
   regulator-name = "vdd_mpu";
   regulator-min-microvolt = <912500>;
   regulator-max-microvolt = <1351500>;
   regulator-boot-on;
   regulator-always-on;
  };

  vdd2_reg: regulator@3 {
   /* VDD_CORE voltage limits 0.95V - 1.1V with +/-4% tolerance */
   regulator-name = "vdd_core";
   regulator-min-microvolt = <912500>;
   regulator-max-microvolt = <1150000>;
   regulator-boot-on;
   regulator-always-on;
  };

  vdd3_reg: regulator@4 {
   regulator-always-on;
  };

  vdig1_reg: regulator@5 {
   regulator-always-on;
  };

  vdig2_reg: regulator@6 {
   regulator-always-on;
  };

  vpll_reg: regulator@7 {
   regulator-always-on;
  };

  vdac_reg: regulator@8 {
   regulator-always-on;
  };

  vaux1_reg: regulator@9 {
   regulator-always-on;
  };

  vaux2_reg: regulator@10 {
   regulator-always-on;
  };

  vaux33_reg: regulator@11 {
   regulator-always-on;
  };

  vmmc_reg: regulator@12 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <3300000>;
   regulator-always-on;
  };
 };
};

&mac_sw {
 pinctrl-names = "default", "sleep";
 pinctrl-0 = <&cpsw_default>;
 pinctrl-1 = <&cpsw_sleep>;

 status = "okay";
};

&davinci_mdio_sw {
 status = "okay";
 pinctrl-names = "default", "sleep";
 pinctrl-0 = <&davinci_mdio_default>;
 pinctrl-1 = <&davinci_mdio_sleep>;

 phy1: ethernet-phy@1 {
  reg = <7>;
  eee-broken-100tx;
  eee-broken-1000t;
 };
};

&mmc1 {
 vmmc-supply = <&vmmc_reg>;
 status = "okay";
};

&mmc2 {
 status = "okay";
 vmmc-supply = <&wl12xx_vmmc>;
 non-removable;
 bus-width = <4>;
 cap-power-off-card;
 pinctrl-names = "default";
 pinctrl-0 = <&mmc2_pins>;

 #address-cells = <1>;
 #size-cells = <0>;
 wlcore: wlcore@2 {
  compatible = "ti,wl1835";
  reg = <2>;
  interrupt-parent = <&gpio3>;
  interrupts = <7 IRQ_TYPE_EDGE_RISING>;
 };
};

&sham {
 status = "okay";
};

&aes {
 status = "okay";
};

&gpio0_target {
 ti,no-reset-on-init;
};

&gpio3_target {
 ti,no-reset-on-init;
};