/*
* Copyright © 2018 , VideoLAN and dav1d authors
* Copyright © 2018 , Two Orioles , LLC
* All rights reserved .
*
* Redistribution and use in source and binary forms , with or without
* modification , are permitted provided that the following conditions are met :
*
* 1 . Redistributions of source code must retain the above copyright notice , this
* list of conditions and the following disclaimer .
*
* 2 . Redistributions in binary form must reproduce the above copyright notice ,
* this list of conditions and the following disclaimer in the documentation
* and / or other materials provided with the distribution .
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS " AS IS " AND
* ANY EXPRESS OR IMPLIED WARRANTIES , INCLUDING , BUT NOT LIMITED TO , THE IMPLIED
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
* DISCLAIMED . IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR
* ANY DIRECT , INDIRECT , INCIDENTAL , SPECIAL , EXEMPLARY , OR CONSEQUENTIAL DAMAGES
* ( INCLUDING , BUT NOT LIMITED TO , PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES ;
* LOSS OF USE , DATA , OR PROFITS ; OR BUSINESS INTERRUPTION ) HOWEVER CAUSED AND
* ON ANY THEORY OF LIABILITY , WHETHER IN CONTRACT , STRICT LIABILITY , OR TORT
* ( INCLUDING NEGLIGENCE OR OTHERWISE ) ARISING IN ANY WAY OUT OF THE USE OF THIS
* SOFTWARE , EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE .
*/
#ifndef DAV1D_SRC_CDF_H
#define DAV1D_SRC_CDF_H
#include <stdint.h>
#include "src/levels.h"
#include "src/ref.h"
#include "src/thread_data.h"
/* Buffers padded to [4]/[8]/[16] for SIMD where needed. */
typedef struct CdfModeContext {
ALIGN(uint16_t uv_mode[2 ][N_INTRA_PRED_MODES][N_UV_INTRA_PRED_MODES + 2 ], 32 );
ALIGN(uint16_t partition[N_BL_LEVELS][4 ][N_PARTITIONS + 6 ], 32 );
ALIGN(uint16_t cfl_alpha[6 ][16 ], 32 );
ALIGN(uint16_t txtp_inter1[2 ][16 ], 32 );
ALIGN(uint16_t txtp_inter2[12 + 4 ], 32 );
ALIGN(uint16_t txtp_intra1[2 ][N_INTRA_PRED_MODES][7 + 1 ], 16 );
ALIGN(uint16_t txtp_intra2[3 ][N_INTRA_PRED_MODES][5 + 3 ], 16 );
ALIGN(uint16_t cfl_sign[8 ], 16 );
ALIGN(uint16_t angle_delta[8 ][8 ], 16 );
ALIGN(uint16_t filter_intra[5 + 3 ], 16 );
ALIGN(uint16_t seg_id[3 ][DAV1D_MAX_SEGMENTS], 16 );
ALIGN(uint16_t pal_sz[2 ][7 ][7 + 1 ], 16 );
ALIGN(uint16_t color_map[2 ][7 ][5 ][8 ], 16 );
ALIGN(uint16_t txsz[N_TX_SIZES - 1 ][3 ][4 ], 8 );
ALIGN(uint16_t delta_q[4 ], 8 );
ALIGN(uint16_t delta_lf[5 ][4 ], 8 );
ALIGN(uint16_t restore_switchable[3 + 1 ], 8 );
ALIGN(uint16_t restore_wiener[2 ], 4 );
ALIGN(uint16_t restore_sgrproj[2 ], 4 );
ALIGN(uint16_t txtp_inter3[4 ][2 ], 4 );
ALIGN(uint16_t use_filter_intra[N_BS_SIZES][2 ], 4 );
ALIGN(uint16_t txpart[7 ][3 ][2 ], 4 );
ALIGN(uint16_t skip[3 ][2 ], 4 );
ALIGN(uint16_t pal_y[7 ][3 ][2 ], 4 );
ALIGN(uint16_t pal_uv[2 ][2 ], 4 );
/* key/intra */
ALIGN(uint16_t intrabc[2 ], 4 );
/* inter/switch */
ALIGN(uint16_t y_mode[4 ][N_INTRA_PRED_MODES + 3 ], 32 );
ALIGN(uint16_t wedge_idx[9 ][16 ], 32 );
ALIGN(uint16_t comp_inter_mode[8 ][N_COMP_INTER_PRED_MODES], 16 );
ALIGN(uint16_t filter[2 ][8 ][DAV1D_N_SWITCHABLE_FILTERS + 1 ], 8 );
ALIGN(uint16_t interintra_mode[4 ][4 ], 8 );
ALIGN(uint16_t motion_mode[N_BS_SIZES][3 + 1 ], 8 );
ALIGN(uint16_t skip_mode[3 ][2 ], 4 );
ALIGN(uint16_t newmv_mode[6 ][2 ], 4 );
ALIGN(uint16_t globalmv_mode[2 ][2 ], 4 );
ALIGN(uint16_t refmv_mode[6 ][2 ], 4 );
ALIGN(uint16_t drl_bit[3 ][2 ], 4 );
ALIGN(uint16_t intra[4 ][2 ], 4 );
ALIGN(uint16_t comp[5 ][2 ], 4 );
ALIGN(uint16_t comp_dir[5 ][2 ], 4 );
ALIGN(uint16_t jnt_comp[6 ][2 ], 4 );
ALIGN(uint16_t mask_comp[6 ][2 ], 4 );
ALIGN(uint16_t wedge_comp[9 ][2 ], 4 );
ALIGN(uint16_t ref[6 ][3 ][2 ], 4 );
ALIGN(uint16_t comp_fwd_ref[3 ][3 ][2 ], 4 );
ALIGN(uint16_t comp_bwd_ref[2 ][3 ][2 ], 4 );
ALIGN(uint16_t comp_uni_ref[3 ][3 ][2 ], 4 );
ALIGN(uint16_t seg_pred[3 ][2 ], 4 );
ALIGN(uint16_t interintra[7 ][2 ], 4 );
ALIGN(uint16_t interintra_wedge[7 ][2 ], 4 );
ALIGN(uint16_t obmc[N_BS_SIZES][2 ], 4 );
} CdfModeContext;
typedef struct CdfCoefContext {
ALIGN(uint16_t eob_bin_16[2 ][2 ][5 + 3 ], 16 );
ALIGN(uint16_t eob_bin_32[2 ][2 ][6 + 2 ], 16 );
ALIGN(uint16_t eob_bin_64[2 ][2 ][7 + 1 ], 16 );
ALIGN(uint16_t eob_bin_128[2 ][2 ][8 + 0 ], 16 );
ALIGN(uint16_t eob_bin_256[2 ][2 ][9 + 7 ], 32 );
ALIGN(uint16_t eob_bin_512[2 ][10 + 6 ], 32 );
ALIGN(uint16_t eob_bin_1024[2 ][11 + 5 ], 32 );
ALIGN(uint16_t eob_base_tok[N_TX_SIZES][2 ][4 ][4 ], 8 );
ALIGN(uint16_t base_tok[N_TX_SIZES][2 ][41 ][4 ], 8 );
ALIGN(uint16_t br_tok[4 /*5*/][2][21][4], 8);
ALIGN(uint16_t eob_hi_bit[N_TX_SIZES][2 ][9 ][2 ], 4 );
ALIGN(uint16_t skip[N_TX_SIZES][13 ][2 ], 4 );
ALIGN(uint16_t dc_sign[2 ][3 ][2 ], 4 );
} CdfCoefContext;
typedef struct CdfMvComponent {
ALIGN(uint16_t classes[11 + 5 ], 32 );
ALIGN(uint16_t sign[2 ], 4 );
ALIGN(uint16_t class0[2 ], 4 );
ALIGN(uint16_t class0_fp[2 ][4 ], 8 );
ALIGN(uint16_t class0_hp[2 ], 4 );
ALIGN(uint16_t classN[10 ][2 ], 4 );
ALIGN(uint16_t classN_fp[4 ], 8 );
ALIGN(uint16_t classN_hp[2 ], 4 );
} CdfMvComponent;
typedef struct CdfMvContext {
CdfMvComponent comp[2 ];
ALIGN(uint16_t joint[N_MV_JOINTS], 8 );
} CdfMvContext;
typedef struct CdfContext {
CdfCoefContext coef;
CdfModeContext m;
CdfMvContext mv;
ALIGN(uint16_t kfym[5 ][5 ][N_INTRA_PRED_MODES + 3 ], 32 );
} CdfContext;
typedef struct CdfThreadContext {
Dav1dRef *ref; ///< allocation origin
union {
CdfContext *cdf; // if ref != NULL
unsigned qcat; // if ref == NULL, from static CDF tables
} data;
atomic_uint *progress;
} CdfThreadContext;
void dav1d_cdf_thread_init_static(CdfThreadContext *cdf, unsigned qidx);
int dav1d_cdf_thread_alloc(Dav1dContext *c, CdfThreadContext *cdf,
const int have_frame_mt);
void dav1d_cdf_thread_copy(CdfContext *dst, const CdfThreadContext *src);
void dav1d_cdf_thread_ref(CdfThreadContext *dst, CdfThreadContext *src);
void dav1d_cdf_thread_unref(CdfThreadContext *cdf);
void dav1d_cdf_thread_update(const Dav1dFrameHeader *hdr, CdfContext *dst,
const CdfContext *src);
#endif /* DAV1D_SRC_CDF_H */
Messung V0.5 in Prozent C=95 H=100 G=97
¤ Dauer der Verarbeitung: 0.12 Sekunden
(vorverarbeitet am 2026-08-28)
¤
*© Formatika GbR, Deutschland