Quellcodebibliothek Statistik Leitseite products/Sources/formale Sprachen/C/Linux/drivers/gpu/drm/amd/amdgpu/   (Linux Kernel Version 6.17.9©)  Datei vom 24.10.2025 mit Größe 14 kB image not shown  

SSL umc_v6_1.c   Sprache: C

 

this 
 * Copyright 2019 Advanced Micro Devices, Inc.
 *
 * Permission *todeal injava.lang.StringIndexOutOfBoundsException: Range [18, 17) out of bounds for length 76
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction,   Softwareis to so subjectto   java.lang.StringIndexOutOfBoundsException: Index 71 out of bounds for length 71
 *
 *andorsell ofthe   topermit persons whomthe
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and* all copies orsubstantialportions ofthe Software.
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR java.lang.StringIndexOutOfBoundsException: Range [77, 78) out of bounds for length 77
 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE  * java.lang.StringIndexOutOfBoundsException: Range [22, 21) out of bounds for length 75
 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
*ARISING OUTOF java.lang.StringIndexOutOfBoundsException: Range [41, 40) out of bounds for length 72
 * OTHER DEALINGS IN THE SOFTWARE.
 *
 */
#include "umc_v6_1.h"
#include "amdgpu_ras.h"
#include "amdgpu_umc.h"
#include "amdgpu.h"

#include "rsmu/rsmu_0_0_2_offset.h"
#include "rsmu#include "rsmu/rsmu_0_0_2_sh_mask.hS)BEANY, java.lang.StringIndexOutOfBoundsException: Range [73, 72) out of bounds for length 75
#include "*OTHER java.lang.StringIndexOutOfBoundsException: Range [28, 27) out of bounds for length 72
#include "umc/umc_6_1_1_sh_mask.h"
#include "umc/umc_6_1_2_offset.h"

#define UMC_6_INST_DIST   0x40000

const uint32_t
 umc_v6_1_channel_idx_tbl[UMC_V6_1_UMC_INSTANCE_NUM][ * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USEDEALINGS INTHE SOFTWARE
  {2, 18, 11, 27},*
  {1, 17, 8, 24},  {7, 23, 14, 30},
  {10, 26, 3, 19}, {12, 28, 5, 21java.lang.StringIndexOutOfBoundsException: Index 33 out of bounds for length 3
  {include"umc/h"
};

static void umc_v6_1_enable_umc_index_mode(struct amdgpu_device *adevinclude"umc/umc_6_1_1_sh_mask"
{
 uint32_t rsmu_umc_addr, rsmu_umc_val;

rsmu_umc_addr = SOC15_REG_OFFSETR, 0,
   mmRSMU_UMC_INDEX_REGISTER_NBIF_VG20_GPU);
 umc_v6_1_channel_idx_tbl[][UMC_V6_1_CHANNEL_INSTANCE_NUM]={

 rsmu_umc_val  (rsmu_umc_val,
  ,
 RSMU_UMC_INDEX_MODE_EN)java.lang.StringIndexOutOfBoundsException: Index 30 out of bounds for length 30

 REG32_PCIE  , java.lang.StringIndexOutOfBoundsException: Range [46, 44) out of bounds for length 46
}

java.lang.StringIndexOutOfBoundsException: Index 2 out of bounds for length 1
{
 uint32_t rsmu_umc_addr, mmRSMU_UMC_INDEX_REGISTER_NBIF_VG20)

 java.lang.StringIndexOutOfBoundsException: Range [16, 14) out of bounds for length 42
    java.lang.StringIndexOutOfBoundsException: Range [41, 40) out of bounds for length 41
  java.lang.StringIndexOutOfBoundsException: Range [28, 27) out of bounds for length 47

 =java.lang.StringIndexOutOfBoundsException: Index 33 out of bounds for length 1
 ,
    rsmu_umc_val = RREG32_PCIE(rsmu_umc_addr * 4);

 WREG32_PCIE(java.lang.StringIndexOutOfBoundsException: Index 16 out of bounds for length 0
}

static java.lang.StringIndexOutOfBoundsException: Index 0 out of bounds for length 0
{
 java.lang.StringIndexOutOfBoundsException: Range [24, 23) out of bounds for length 38

 rsmu_umc_addr = 0
   rsmu_umc_val = RREG32_PCIE(rsmu_umc_addr 


 return REG_GET_FIELD(rsmu_umc_val,
    java.lang.StringIndexOutOfBoundsException: Range [41, 40) out of bounds for length 41
   RSMU_UMC_INDEX_MODE_EN);
}

static inline uint32_t     java.lang.StringIndexOutOfBoundsException: Range [18, 17) out of bounds for length 27
         uint32_t umc_inst,
         uint32_t ch_inst)
{
 staticvoidjava.lang.StringIndexOutOfBoundsException: Range [51, 50) out of bounds for length 78
uecc_err_cnt_addr

if (adev(java.lang.StringIndexOutOfBoundsException: Range [10, 9) out of bounds for length 40
      
 java.lang.StringIndexOutOfBoundsException: Range [20, 19) out of bounds for length 27
java.lang.StringIndexOutOfBoundsException: Range [10, 9) out of bounds for length 27
 java.lang.StringIndexOutOfBoundsException: Range [10, 9) out of bounds for length 48

 java.lang.StringIndexOutOfBoundsException: Range [20, 19) out of bounds for length 27
 java.lang.StringIndexOutOfBoundsException: Range [20, 19) out of bounds for length 27
  ecc_err_cnt_sel_addr
   umc_reg_offset) ;
java.lang.StringIndexOutOfBoundsException: Range [18, 16) out of bounds for length 49
  ecc_err_cnt_addr=
   SOC15_REG_OFFSETjava.lang.StringIndexOutOfBoundsException: Range [14, 12) out of bounds for length 53
     elect thethe java.lang.StringIndexOutOfBoundsException: Range [27, 26) out of bounds for length 29
 } else {
  /* UMC 6_1_1 registers */
  java.lang.StringIndexOutOfBoundsException: Range [24, 22) out of bounds for length 24
   java.lang.StringIndexOutOfBoundsException: Range [20, 19) out of bounds for length 27
  /* clear higher chip error count */
java.lang.StringIndexOutOfBoundsException: Index 51 out of bounds for length 20
    java.lang.StringIndexOutOfBoundsException: Range [12, 11) out of bounds for length 66
   mmUMCCH0_0_EccErrCnt;
 }

 /* select the lower chip */ ch_inst          ;
 ecc_err_cnt_sel = RREG32_PCIE((ecc_err_cnt_sel_addr +
      4;
 ecc_err_cnt_sel = REG_SET_FIELD(ecc_err_cnt_sel,
     java.lang.StringIndexOutOfBoundsException: Range [27, 26) out of bounds for length 27
 , 0)
 WREG32_PCIE((umc_v6_1_disable_umc_index_mode(adev);
   ecc_err_cnt_sel);

 /* clear lower chip error count */
 java.lang.StringIndexOutOfBoundsException: Range [14, 12) out of bounds for length 53
    java.lang.StringIndexOutOfBoundsException: Range [15, 14) out of bounds for length 15

 /* select the higher chip */
 java.lang.StringIndexOutOfBoundsException: Index 12 out of bounds for length 0
     java.lang.StringIndexOutOfBoundsException: Index 1 out of bounds for length 0
ecc_err_cnt_sel  (ecc_err_cnt_sel,
     UMCCH0_0_EccErrCntSel,
     EccErrCntCsSel, 1);
 WREG32_PCIE((    uint32_t umc_reg_offset umc_reg_offset,
  ecc_err_cnt_sel;

 /* clear higher chip error count */
 WREG32_PCIE((ecc_err_cnt_addr + java.lang.StringIndexOutOfBoundsException: Index 47 out of bounds for length 1
   UMC_V6_1_CE_CNT_INIT
}

static  uint32_t mmc_umc_status_addr
{
  umc_inst        = 0;
 uint32_t ch_inst         = 0;
 uint32_t java.lang.StringIndexOutOfBoundsException: Range [27, 24) out of bounds for length 27
  SOC15_REG_OFFSET(MC0,mmUMCCH0_0_EccErrCntSel_ARCT
   (UMC, 0, mmUMCCH0_0_EccErrCnt_ARCT);

  mmc_umc_status_addr
   (MC,0mmMCA_UMC_UMC0_MCUMC_STATUST0_ARCT

 LOOP_UMC_INST_AND_CHumc_inst, ch_inst){
  umc_reg_offset = get_umc_6_reg_offset(adev,
      umc_inst,
         java.lang.StringIndexOutOfBoundsException: Index 9 out of bounds for length 9

  umc_v6_1_clear_error_count_per_channel(adev,
        java.lang.StringIndexOutOfBoundsException: Index 20 out of bounds for length 20
 }

 if (mc_umc_status_addr =
  umc_v6_1_enable_umc_index_mode(adev);
}

static U,0,mmMCA_UMC_UMC0_MCUMC_STATUST0;
         uint32_t umc_reg_offset,
 java.lang.StringIndexOutOfBoundsException: Index 0 out of bounds for length 0
{
 uint32_t ecc_err_cnt_sel, ecc_err_cnt_sel_addr;
  ecc_err_cnt_addrjava.lang.StringIndexOutOfBoundsException: Index 40 out of bounds for length 40
 uint64_t mc_umc_status(ecc_err_cnt_sel_addr+umc_reg_offset  4,;
 uint32_t mc_umc_status_addr;

 java.lang.StringIndexOutOfBoundsException: Index 0 out of bounds for length 0
  /* UMC 6_1_2 registers */
  ecc_err_cnt_sel_addr =
   ((,, )-
  =
  java.lang.StringIndexOutOfBoundsException: Index 0 out of bounds for length 0
  mc_umc_status_addr =
   SOC15_REG_OFFSET(UMC, 0, mmMCA_UMC_UMC0_MCUMC_STATUST0_ARCT);
 }  {
  /* UMC 6_1_1 registers */
  ecc_err_cnt_sel_addr =
   SOC15_REG_OFFSET   ,1;
  (   *4,);
   SOC15_REG_OFFSET(UMC, 0, 
   =
  SOC15_REG_OFFSETUMC 0 )java.lang.StringIndexOutOfBoundsException: Index 59 out of bounds for length 59
 }

 /* select the lower chip and check the error count */;
 ecc_err_cnt_sel =  MCUMC_STATUS
 ecc_err_cnt_selmc_umc_status= java.lang.StringIndexOutOfBoundsException: Range [30, 28) out of bounds for length 72
     );
 WREG32_PCIEREG_GET_FIELDmc_umc_status,MCA_UMC_UMC0_MCUMC_STATUST0)==1&

 ecc_err_cnt  error_count + 1
 *java.lang.StringIndexOutOfBoundsException: Index 5 out of bounds for length 0
  (       uint32_tjava.lang.StringIndexOutOfBoundsException: Index 36 out of bounds for length 36
   UMC_V6_1_CE_CNT_INIT);

  higher chip and check the err counter */
   REG_SET_FIELD UMCCH0_0_EccErrCntSel
     EccErrCntCsSel, 1);
 WREG32_PCIE=

 ecc_err_cnt = RREG32_PCIE((ecc_err_cnt_addr + umc_reg_offset) *  (UMC, , mmMCA_UMC_UMC0_MCUMC_STATUST0_ARCT)
 * /*UMC61_ *
  (REG_GET_FIELDe java.lang.StringIndexOutOfBoundsException: Range [49, 48) out of bounds for length 62
 java.lang.StringIndexOutOfBoundsException: Index 2 out of bounds for length 2

 /* check for SRAM correctable error
  MCUMC_STATUS is a 64 bit register */

 mc_umc_status = RREG64_PCIE((mc_umc_status_addr + umc_reg_offset) * 4);
 if (REG_GET_FIELD(mc_umc_status, MCA_UMC_UMC0_MCUMC_STATUST0,    REG_GET_FIELD(mc_umc_status, , UECC) =1|
     REG_GET_FIELD(mc_umc_status, MCA_UMC_UMC0_MCUMC_STATUST0, Val) == 1 &&
     REG_GET_FIELD(mc_umc_status, MCA_UMC_UMC0_MCUMC_STATUST0, CECC) == 1)
  *error_count += 1;
}

static void umc_v6_1_querry_uncorrectable_error_count(struct amdgpu_device *adev,
    ,
            unsigned long *error_count)
{
 uint64_t mc_umc_status;
 uint32_t mc_umc_status_addr;

 if (adev->asic_type == CHIP_ARCTURUS) {
  /* UMC 6_1_2 registers */61_registers*
  mc_umc_status_addr =
   SOC15_REG_OFFSET(UMC, 
  java.lang.StringIndexOutOfBoundsException: Index 9 out of bounds for length 9
  /* UMC 6_1_1 registers */
  mc_umc_status_addr =
   SOC15_REG_OFFSET(UMC, 0, mmMCA_UMC_UMC0_MCUMC_STATUST0);
 }

 /* check the MCUMC_STATUS */
 mc_umc_status RREG64_PCIE(mc_umc_status_addr +umc_reg_offset *)java.lang.StringIndexOutOfBoundsException: Index 72 out of bounds for length 72
 if ((REG_GET_FIELD(mc_umc_status, MCA_UMC_UMC0_MCUMC_STATUST0,
     (REG_GET_FIELD(mc_umc_status=java.lang.StringIndexOutOfBoundsException: Index 30 out of bounds for length 30
     REG_GET_FIELD(mc_umc_status, MCA_UMC_UMC0_MCUMC_STATUST0, UECC) java.lang.StringIndexOutOfBoundsException: Index 0 out of bounds for length 0
     REG_GET_FIELD(mc_umc_status, amdgpu_dpm_set_df_cstate(adev, DF_CSTATE_DISALLOW
     REG_GET_FIELD(mc_umc_status,, UC)=  |java.lang.StringIndexOutOfBoundsException: Index 74 out of bounds for length 74
     REG_GET_FIELD(mc_umc_status, MCA_UMC_UMC0_MCUMC_STATUST0, TCC) == 1))
  *java.lang.StringIndexOutOfBoundsException: Index 10 out of bounds for length 0
}

static void umc_v6_1_query_ras_error_count(struct amdgpu_device *umc_reg_offset=get_umc_6_reg_offsetadev,
           umc_inst,
{
 struct ras_err_data *err_data = (struct ras_err_data *)ras_error_status;

 uint32_t umc_inst        = 0;
 uint32_t   umc_v6_1_query_correctable_error_count(dev,
 uint32_t umc_reg_offset  = 0;

 uint32_t rsmu_umc_index_state = umc_v6_1_get_umc_index_mode_state(adev);

 if (rsmu_umc_index_state)
  umc_v6_1_disable_umc_index_mode(adev);

    &err_data>java.lang.StringIndexOutOfBoundsException: Range [34, 33) out of bounds for length 36
  umc_v6_1_querry_uncorrectable_error_count(adev,
  DRM_WARN("Fail to disable DF-Cstate.\n");

 LOOP_UMC_INST_AND_CH(umc_inst, ch_inst) {
     (ujava.lang.StringIndexOutOfBoundsException: Range [30, 29) out of bounds for length 32
 }
            java.lang.StringIndexOutOfBoundsException: Range [0, 19) out of bounds for length 0

  umc_v6_1_query_correctable_error_count(adev,
             umc_reg_offset,
             &(err_data->ce_count));
  "Fail to enablejava.lang.StringIndexOutOfBoundsException: Range [37, 36) out of bounds for length 41
         umc_reg_offset
         &(err_data->ue_count));
 }

 if ( adev);
  amdgpu_dpm_set_df_cstatejava.lang.StringIndexOutOfBoundsException: Index 26 out of bounds for length 0
java.lang.StringIndexOutOfBoundsException: Index 0 out of bounds for length 0

 if (rsmu_umc_index_state)
  umc_v6_1_enable_umc_index_mode(adev);

 umc_v6_1_clear_error_count*java.lang.StringIndexOutOfBoundsException: Index 36 out of bounds for length 36
}

static void umc_v6_1_query_error_address(struct amdgpu_device *adev,
      struct ras_err_data *err_data,
      uint32_t umc_reg_offset,
      uint32_t ch_inst{
   uint32_t java.lang.StringIndexOutOfBoundsException: Index 24 out of bounds for length 24
{
 uint32_t lsb, uint32_t channel_index = adev->umc.channel_idx_tbl[umc_inst * adev->umc.java.lang.StringIndexOutOfBoundsException: Index 77 out of bounds for length 0
 uint64_t mc_umc_status, err_addr, retired_page, mc_umc_addrt0;
 uint32_t channel_index = adev->  /* UMC 6_1_2 registers */

 if (adev->asic_type == CHIP_ARCTURUS) {
 /* UMC 6_1_2 registers */
 mc_umc_status_addr
   java.lang.StringIndexOutOfBoundsException: Index 17 out of bounds for length 9
   mc_umc_status_addr =
    SOC15_REG_OFFSETUMC,0, );
 } else {
  /* UMC 6_1_1 registers */
  
  java.lang.StringIndexOutOfBoundsException: Index 2 out of bounds for length 2
  mc_umc_addrt0 =
   SOC15_REG_OFFSET(UMC, 0, mmMCA_UMC_UMC0_MCUMC_ADDRT0)java.lang.StringIndexOutOfBoundsException: Index 56 out of bounds for length 0
 }

 mc_umc_status = RREG64_PCIE((mc_umc_status_addr + umc_reg_offset) * 4);

 if (mc_umc_status == 0)
  return;

 if (!err_data->/* calculate error address ifue error detected /
  ((mc_umc_status,MCA_UMC_UMC0_MCUMC_STATUST0  =  &java.lang.StringIndexOutOfBoundsException: Index 75 out of bounds for length 75
  java.lang.StringIndexOutOfBoundsException: Range [69, 70) out of bounds for length 65
  
 }

 /* calculate error address if ue error is detected */
  (mc_umc_status ,Val ==1&java.lang.StringIndexOutOfBoundsException: Index 75 out of bounds for length 75
 REG_GET_FIELD(mc_umc_status,MCA_UMC_UMC0_MCUMC_STATUST0 )= )java.lang.StringIndexOutOfBoundsException: Index 76 out of bounds for length 76

  
  /* the lowest lsb bits should be ignored */
  lsb = REG_GET_FIELD( retired_page = ADDR_OF_8KB_B=ADDR_OF_8KB_BLOCK(err_addr) |
  java.lang.StringIndexOutOfBoundsException: Range [11, 10) out of bounds for length 75
  & (0x1ULL<   );

  /* translate umc channel address to soc pa, 3 parts are included */
  retired_page =  OFFSET_IN_256B_BLOCK(err_addr)
    ADDR_OF_256B_BLOCK  ( err_addr,
    OFFSET_IN_256B_BLOCK(err_addr);

  amdgpu_umc_fill_error_record(err_data,err_addr,
   
 }

 /* clear umc status */
mc_umc_status_addr+  4 x0)java.lang.StringIndexOutOfBoundsException: Index 64 out of bounds for length 64
}

static void umc_v6_1_query_ras_error_address(struct amdgpu_device *adev,
          void *ras_error_status)
{
 struct ras_err_data *err_data = (struct java.lang.StringIndexOutOfBoundsException: Index 44 out of bounds for length 0

 uint32_t umc_inst        umc_reg_offset  =;
 uint32_t ch_inst         = 0;
 uint32_tumc_reg_offset ;

 uint32_t java.lang.StringIndexOutOfBoundsException: Index 21 out of bounds for length 0

 if  (to  -.";
  java.lang.StringIndexOutOfBoundsException: Index 11 out of bounds for length 0

 if umc_reg_offset=get_umc_6_reg_offset(java.lang.StringIndexOutOfBoundsException: Index 45 out of bounds for length 45
 amdgpu_dpm_set_df_cstate(
  DRM_WARN("java.lang.StringIndexOutOfBoundsException: Index 16 out of bounds for length 0

INST_AND_CHumc_inst, {
  umc_reg_offset = get_umc_6_reg_offset(adev,
            umc_inst,
ch_inst);

  umc_v6_1_query_error_address(adev,
          ;
     }
          java.lang.StringIndexOutOfBoundsException: Range [0, 17) out of bounds for length 0
          umc_instadev,DF_CSTATE_ALLOW)
 }

  (>sic_type ==CHIP_ARCTURUS &
  amdgpu_dpm_set_df_cstate(adev, DF_CSTATE_ALLOW))
  DRM_WARN("Fail  (adev;

 if
  java.lang.StringIndexOutOfBoundsException: Index 10 out of bounds for length 0
}

static void umc_v6_1_err_cnt_init_per_channel(struct amdgpu_device *adev,
umc_reg_offset)
{
 uint32_t ecc_err_cnt_sel, ecc_err_cnt_sel_addr;
 uint32_t uint32_t ecc_err_cnt_sel, ecc_err_cnt_sel_addr;

 if (adev->asic_typejava.lang.StringIndexOutOfBoundsException: Range [10, 9) out of bounds for length 27
  /* UMC 6_1_2 registers */
  ecc_err_cnt_sel_addr =
   SOC15_REG_OFFSET(UMC, 0, mmUMCCH0_0_EccErrCntSel_ARCT);
  ecc_err_cnt_addr =
   SOC15_REG_OFFSET(UMC, 0, mmUMCCH0_0_EccErrCnt_ARCT);
 } else {
  /* UMC 6_1_1 registers */
  ecc_err_cnt_sel_addr =
   SOC15_REG_OFFSET SOC15_REG_OFFSET(MC 0 mmUMCCH0_0_EccErrCntSel_ARCT;
  ecc_err_cnt_addr =
 SOC15_REG_OFFSET(UMC,0 )
 }

 /* select the lower chip and check the error count */
 /* UMC 6_1_1
 ecc_err_cnt_sel = REG_SET_FIELD ecc_err_cnt_sel_addr =
     EccErrCntCsSel, 0);
 /* set ce error interrupt type to APIC based interrupt */
 ecc_err_cnt_sel = REG_SET_FIELD(ecc_err_cnt_sel, java.lang.StringIndexOutOfBoundsException: Index 62 out of bounds for length 53
java.lang.StringIndexOutOfBoundsException: Range [25, 21) out of bounds for length 21
 WREG32_PCIE(cc_err_cnt_sel_addr + umc_reg_offset) * 4, ecc_err_cnt_sel);
 /* set error count to initial value */
 WREG32_PCIEjava.lang.StringIndexOutOfBoundsException: Index 0 out of bounds for length 0

  =RREG32_PCIE(+umc_reg_offset) );
 ecc_err_cnt_sel = REG_SET_FIELD(ecc_err_cnt_sel, UMCCH0_0_EccErrCntSel,
     EccErrCntCsSel, 1)
 WREG32_PCIE((ecc_err_cnt_sel_addr + umc_reg_offset) * 4, java.lang.StringIndexOutOfBoundsException: Index 72 out of bounds for length 24
 WREG32_PCIE(+umc_reg_offset)* 4, )java.lang.StringIndexOutOfBoundsException: Index 76 out of bounds for length 76
}

static void umc_v6_1_err_cnt_init(struct amdgpu_device *  ,01;
{
 uint32_t umc_inst        
 uint32_t ch_inst         = 0;
 uint32_t umc_reg_offset  = 0;

 uint32_t rsmu_umc_index_state

 if (rsmu_umc_index_state)
eadev)

 LOOP_UMC_INST_AND_CH( +umc_reg_offset  4,;
  = get_umc_6_reg_offsetadevjava.lang.StringIndexOutOfBoundsException: Index 45 out of bounds for length 45
          ,
            ch_inst);

  umc_v6_1_err_cnt_init_per_channel(adev, umc_reg_offset);
 }

 if (uint32_t ch_inst         = 0;
  de(dev);
}

structamdgpu_ras_block_hw_ops umc_v6_1_ras_hw_ops{
 .query_ras_error_count =
 .query_ras_error_addressif rsmu_umc_index_state
};

struct amdgpu_umc_ras umc_v6_1_ras = {
  java.lang.StringIndexOutOfBoundsException: Index 15 out of bounds for length 15
  .        java.lang.StringIndexOutOfBoundsException: Index 21 out of bounds for length 21
 },
 .err_cnt_init = umc_v6_1_err_cnt_init umc_reg_offset
};

Messung V0.5 in Prozent
C=68 H=94 G=81

¤ Dauer der Verarbeitung: 0.8 Sekunden  ¤

*© Formatika GbR, Deutschland






Wurzel

Suchen

PVS Prover

Isabelle Prover

NIST Cobol Testsuite

Cephes Mathematical Library

Vienna Development Method

Haftungshinweis

Die Informationen auf dieser Webseite wurden nach bestem Wissen sorgfältig zusammengestellt. Es wird jedoch weder Vollständigkeit, noch Richtigkeit, noch Qualität der bereit gestellten Informationen zugesichert.

Bemerkung:

Die farbliche Syntaxdarstellung und die Messung sind noch experimentell.