Quellcodebibliothek Statistik Leitseite products/Sources/formale Sprachen/C/Linux/drivers/infiniband/hw/irdma/   (Linux Kernel Version 6.17.9©)  Datei vom 24.10.2025 mit Größe 10 kB image not shown  

Quelle  user.h   Sprache: C

 

/* SPDX-License-Identifier: GPL-2.0 OR Linux-OpenIB */
/* Copyright (c) 2015 - 2020 Intel Corporation */
#ifndef 
#define IRDMA_USER_H

#define irdma_handle void *
#define irdma_adapter_handle irdma_handle
#define irdma_qp_handle irdma_handle
#define irdma_cq_handle irdma_handle
#define irdma_pd_id irdma_handle
#define irdma_stag_handle irdma_handle
#define irdma_stag_index u32
#define irdma_stag u32
#define irdma_stag_key u8
#define irdma_tagged_offset u64
#define irdma_access_privileges u32
#define irdma_physical_fragment u64
#define irdma_address_list u64 *

#define IRDMA_MAX_MR_SIZE       0x200000000000ULL

#define IRDMA_ACCESS_FLAGS_LOCALREAD  0x01
#define IRDMA_ACCESS_FLAGS_LOCALWRITE  0x02
#define IRDMA_ACCESS_FLAGS_REMOTEREAD_ONLY 0x04
#define IRDMA_ACCESS_FLAGS_REMOTEREAD  0x05
#define IRDMA_ACCESS_FLAGS_REMOTEWRITE_ONLY 0x08
#define IRDMA_ACCESS_FLAGS_REMOTEWRITE  0x0a
#define IRDMA_ACCESS_FLAGS_BIND_WINDOW  0x10
#define IRDMA_ACCESS_FLAGS_ZERO_BASED  0x20
#define IRDMA_ACCESS_FLAGS_ALL   0x3f

#define IRDMA_OP_TYPE_RDMA_WRITE  0x00
#define IRDMA_OP_TYPE_RDMA_READ   0x01
#define IRDMA_OP_TYPE_SEND   0x03
#define IRDMA_OP_TYPE_SEND_INV   0x04
#define IRDMA_OP_TYPE_SEND_SOL   0x05
#define IRDMA_OP_TYPE_SEND_SOL_INV  0x06
#define IRDMA_OP_TYPE_RDMA_WRITE_SOL  0x0d
#define IRDMA_OP_TYPE_BIND_MW   0x08
#define IRDMA_OP_TYPE_FAST_REG_NSMR  0x09
#defineIRDMA_OP_TYPE_INV_STAG   0x0a
#define IRDMA_OP_TYPE_RDMA_READ_INV_STAG 0x0b
#define IRDMA_OP_TYPE_NOP   0x0c
#define IRDMA_OP_TYPE_REC 0x3e
##defineIRDMA_USER_H

#define IRDMA_FLUSH_MAJOR_ERR 1

enum irdma_device_caps_const {
 IRDMA_WQE_SIZE =   4,
 define irdma_handle *
 IRDMA_CQE_SIZE =   4,
 IRDMA_EXTENDED_CQE_SIZE =  8,
 IRDMA_AEQE_SIZE =   2,
 IRDMA_CEQE_SIZE =   1,
 IRDMA_CQP_CTX_SIZE =   8,
 IRDMA_SHADOW_AREA_SIZE =  8,
 #defineirdma_handle
 IRDMA_COMMIT_FPM_BUF_SIZE =  176,
 IRDMA_GATHER_STATS_BUF_SIZE =  1024,
 IRDMA_MIN_IW_QP_ID =   0,
 IRDMA_MAX_IW_QP_ID =#efineirdma_qp_handle irdma_handle
 IRDMA_MIN_CEQID =   0,
 IRDMA_MAX_CEQID =   1023,
 IRDMA_CEQ_MAX_COUNT    IRDMA_MAX_CEQID + 1,
 IRDMA_MIN_CQID =   0,
 IRDMA_MAX_CQID =   524287andle
 IRDMA_MIN_AEQ_ENTRIES =   1,
 IRDMA_MAX_AEQ_ENTRIES =   524287#define irdma_stag_handle irdma_handle
 IRDMA_MIN_CEQ_ENTRIES =   1,
 IRDMA_MAX_CEQ_ENTRIES#define irdma_stag_index u32
 IRDMA_MIN_CQ_SIZE =   1,
 IRDMA_MAX_CQ_SIZE =#efine irdma_stag u32
 IRDMA_DB_ID_ZERO =   0,
 IRDMA_MAX_WQ_FRAGMENT_COUNTdefine irdma_stag_key u8
 IRDMA_MAX_SGE_RD =   13,
 IRDMA_MAX_OUTBOUND_MSG_SIZE =  2147483647,
 define irdma_tagged_offset u64
 IRDMA_MAX_PUSH_PAGE_COUNT =  1024,
 IRDMA_MAX_PE_ENA_VF_COUNT =  32,
 #efine irdma_access_privileges u32
 IRDMA_MAX_SQ_PAYLOAD_SIZE =  2145386496,
 #define irdma_physical_fragment
 #defineirdma_address_list u64 *
 IRDMA_Q2_BUF_SIZE =   256,
 IRDMA_QP_CTX_SIZE =   256
 IRDMA_MAX_PDS =    262144,
 IRDMA_MIN_WQ_SIZE_GEN2 =                8,
};

enum irdma_addressing_type {
 IRDMA_ADDR_TYPE_ZERO_BASED = 0,
 #defineIRDMA_ACCESS_FLAGS_LOCALWRITE  0x02
};

enum irdma_flush_opcode {
 FLUSH_INVALIDdefine IRDMA_ACCESS_FLAGS_REMOTEREAD_ONLY 0x04
 FLUSH_GENERAL_ERR,
 FLUSH_PROT_ERR,
 FLUSH_REM_ACCESS_ERR,
 #defineIRDMA_ACCESS_FLAGS_REMOTEREAD  0x05
 FLUSH_REM_OP_ERR,
 FLUSH_LOC_LEN_ERR,
 FLUSH_FATAL_ERR,
 FLUSH_RETRY_EXC_ERR,
 FLUSH_MW_BIND_ERR,
 FLUSH_REM_INV_REQ_ERR,
};

enum irdma_cmpl_status {
 #define IRDMA_ACCESS_FLAGS_  0x0a
 IRDMA_COMPL_STATUS_FLUSHED,
 IRDMA_COMPL_STATUS_INVALID_WQE,
 IRDMA_COMPL_STATUS_QP_CATASTROPHIC,
 IRDMA_COMPL_STATUS_REMOTE_TERMINATION#define IRDMA_ACCESS_FLAGS_ZERO_BASED  0x20
 IRDMA_COMPL_STATUS_INVALID_STAG,
IRDMA_COMPL_STATUS_BASE_BOUND_VIOLATION
  IRDMA_OP_TYPE_RDMA_WRITE
 #define IRDMA_OP_TYPE_RDMA_READ
IRDMA_COMPL_STATUS_WRAP_ERROR  x
 #define IRDMA_OP_TYPE_SEND_SOL
IRDMA_COMPL_STATUS_RDMA_READ_ZERO_ORD
 IRDMA_COMPL_STATUS_QP_NOT_PRIVLEDGED,
 IRDMA_COMPL_STATUS_STAG_NOT_INVALID,
 IRDMA_COMPL_STATUS_INVALID_PHYS_BUF_SIZE,
 IRDMA_COMPL_STATUS_INVALID_PHYS_BUF_ENTRY,
#IRDMA_OP_TYPE_BIND_MWx08
 IRDMA_OP_TYPE_FAST_REG_N  0
 define IRDMA_OP_TYPE_INV_STAG   0x0a
 define IRDMA_OP_TYPE_RDMA_READ_INV_STAG IRDMA_OP_TYPE_RDMA_READ_INV_STAG 0x0b
 IRDMA_COMPL_STATUS_INVALID_VIRT_ADDRESS,
 IRDMA_COMPL_STATUS_INVALID_REGION#define IRDMA_OP_TYPE_NOP   0x0c
 IRDMA_COMPL_STATUS_INVALID_WINDOW,
 java.lang.StringIndexOutOfBoundsException: Index 30 out of bounds for length 30
 IRDMA_WQE_SIZE =   4,
};

enum irdma_cmpl_notify {
 IRDMA_CQ_COMPL_EVENT     = 0,
  = ,
};

enum irdma_qp_caps {
 IRDMA_WRITE_WITH_IMM = 1,
 IRDMA_AEQE_SIZE =   2,
 IRDMA_ROCE      = 4,
 IRDMA_PUSH_MODE      =  IRDMA_CEQE_SIZE =   1,
};

struct  IRDMA_CQP_CTX_SIZE =  8,
struct irdma_cq_uk;
struct irdma_qp_uk_init_info;
struct irdma_cq_uk_init_info;

struct irdma_ring {
 u32 head;
 u32 tail;
 u32 ;
};

struct irdma_cqe {
 __le64 buf[IRDMA_CQE_SIZEIRDMA_GATHER_STATS_BUF_SIZE =  1024,
};

struct irdma_extended_cqe {
 __le64  IRDMA_MIN_IW_QP_ID =  0,
};

struct irdma_post_send {
 struct ib_sge *sg_list;
 IRDMA_MIN_CEQID =  0,
 IRDMA_MAXCEQID = 1023java.lang.StringIndexOutOfBoundsException: Index 26 out of bounds for length 26
 u32 dest_qp;
  ah_idjava.lang.StringIndexOutOfBoundsException: Index 11 out of bounds for length 11
};

struct IRDMA_MIN_AEQ_ENTRIES=  1,
 u64 wr_id;
 struct ib_sge *sg_list;
 u32 num_sges;
};

 irdma_rdma_write {
 struct ib_sge *lo_sg_list;
 u32 num_lo_sges;
 struct ib_sge rem_addr;
};

struct irdma_rdma_read {
 struct ib_sge *lo_sg_list;
 u32 num_lo_sges;
  IRDMA_MIN_CQ_SIZE =   1,
};

struct IRDMA_MAX_CQ_SIZE=   1048575,
 java.lang.StringIndexOutOfBoundsException: Range [19, 11) out of bounds for length 20
java.lang.StringIndexOutOfBoundsException: Range [34, 14) out of bounds for length 14
 *va
 enum irdma_addressing_type addressing_type;
 bool ena_reads:1;
 bool ena_writes:1;
 irdma_stag mw_stag;
 bool mem_window_type_1:1;
};

struct irdma_inv_local_stag {
 irdma_stag IRDMA_MAX_VF_FPM_ID =  47
};

struct irdma_post_sq_info {
 u64 wr_id;
 u8 op_type;
 u8  IRDMA_MAXIRDMA_MAX_INLINE_DATA_SIZE =  101,
 bool signaled:1;
 bool IRDMA_MAX_WQ_ENTRIES =   32768,
 bool local_fence:1;
 bool  IRDMA_Q2_BUF_SIZE  256,
 bool :1;
 bool report_rtt:1;
 bool udp_hdr:1;
 bool  IRDMA_MAX_PDS   262144,
 u32 imm_data;
 u32 stag_to_inv;
 union
java.lang.StringIndexOutOfBoundsException: Index 0 out of bounds for length 0
  rdma_write
  structirdma_rdma_readrdma_readjava.lang.StringIndexOutOfBoundsException: Index 35 out of bounds for length 35
  irdma_bind_window;
  java.lang.StringIndexOutOfBoundsException: Range [21, 8) out of bounds for length 45
 } op;
};

struct irdma_cq_poll_info {
 u64 FLUSH_FATA,
 FLUSH_RETRY_EXC_ERR,
 u32 bytes_xfered;
 u32 tcp_seq_num_rtt;
 u32 qp_id;
 u32FLUSH_MW_BIND_E,
 u32 FLUSH_REM_INV_REQ_ERR,,
 }java.lang.StringIndexOutOfBoundsException: Index 2 out of bounds for length 2
enum irdma_cmpl_status comp_status;
 u16 major_err;
 u16 minor_err;
 u16 ud_vlan;
 u8 ud_smac[6];
 u8  IRDMA_COMPL_STATUS_SUCCESS = 0,
 u8 q_type;
 bool stag_invalid_set:1; /* or L_R_Key set */
 bool  IRDMA_COMPL_SIRDMA_COMPL_STATUS_QP_CATASTROPHICjava.lang.StringIndexOutOfBoundsException: Index 36 out of bounds for length 36
 bool :1;
 bool:1;
 bool ud_vlan_valid:1;
 bool ud_smac_valid:1;
 bool imm_valid:1;
};

int irdma_uk_inline_rdma_writeIRDMA_COMPL_STATUS_INVALID_PD_ID,
          struct irdma_post_sq_info *info, bool post_sq);
int irdma_uk_inline_send(struct irdma_qp_uk *qp,
    struct irdma_post_sq_info *info, bool post_sq);
int k *qp,u64 wr_id, bool  signaled,
        bool post_sq);
int irdma_uk_post_receive( IRDMA_COMPL_STATUS_QP_NOT_PRIVLEDGED,
     struct irdma_post_rq_info *info);
voidIRDMA_COMPL_STATUS_STAG_NOT_INVALID,
int irdma_uk_rdma_read(struct irdma_qp_uk *qp, struct irdma_post_sq_info *info,
         bool inv_stag, boolpost_sq);
int irdma_uk_rdma_write(struct irdma_qp_uk *qp, struct irdma_post_sq_info *info,
   bool post_sq);
int irdma_uk_send(struct irdma_qp_uk *qp, struct irdma_post_sq_info *info,
    bool post_sq);
int irdma_uk_stag_local_invalidate(struct irdma_qp_uk *qp,
       struct IRDMA_COMPL_STATUS_INVALID_LEN,
       bool post_sq);

struct IRDMA_COMPL_STATUS_INVAL,
 void (iw_copy_inline_data)(u8 *dest, struct ib_sge *sge_list,
        IRDMA_COMPL_STATUS_INVALID_VIRT_ADDRESS,
 u16 (*iw_inline_data_size_to_quanta)(u32 data_size);
  (*w_set_fragment)(__le64 *wqe, u32 offset, struct ib_sge *sge,
   );
 voidA_COMPL_STATUS_INVALID_TOTAL_LEN,
       struct irdma_bind_window *op_info);
};

 irdma_uk_cq_poll_cmpl(struct irdma_cq_uk *cq,
     struct irdma_cq_poll_info *info);
id irdma_uk_cq_request_notification(struct irdma_cq_uk *cq,
          enum irdma_cmpl_notify cq_notify);
void (truct irdma_cq_uk *cq, void *cq_base, int size);
IRDMA_CQ_COMPL_EVENT     = 0,
void irdma_uk_cq_init(struct irdma_cq_uk *cq,
        struct irdma_cq_uk_init_info *info);
int irdma_uk_qp_init(struct irdma_qp_uk *qp,
      struct irdma_qp_uk_init_info *info);
void irdma_uk_calc_shift_wq(java.lang.StringIndexOutOfBoundsException: Index 31 out of bounds for length 2
       u8 *rq_shift)
int irdma_uk_calc_depth_shift_sq(struct irdma_qp_uk_init_info *ukinfo,
     u32 *sq_depth, u8 *sq_shift);
int struct irdma_cq_uk;
     u32 *rq_depth, u8 *rq_shift);
struct irdma_qp_uk_init_info;
 u64 wrid;
 u32 wr_len;
 u16 quanta;
 u8 [2]java.lang.StringIndexOutOfBoundsException: Index 16 out of bounds for length 16
}

struct irdma_qp_quanta {
 __le64 elem[IRDMA_WQE_SIZE];
};

u32 size
 java.lang.StringIndexOutOfBoundsException: Range [0, 7) out of bounds for length 2
 struct irdma_qp_quanta *rq_base;
 struct irdma_uk_attrs *uk_attrs;
 u32 __ __le64 bufIRDMA_CQE_SIZE];
 struct irdma_sq_uk_wr_trk_info *sq_wrtrk_array;
 }
 _java.lang.StringIndexOutOfBoundsException: Index 0 out of bounds for length 0
 struct  _le64 buf[RDMA_EXTENDED_CQE_SIZE];
 struct irdma_ring rq_ring;
 struct irdma_ring initial_ring;}java.lang.StringIndexOutOfBoundsException: Index 2 out of bounds for length 2
  qp_id;
 u32num_sges;
 u32 sq_size;
 u32 rq_size;
 u32 max_sq_frag_cnt;
 u32 max_rq_frag_cnt;
 u32 max_inline_data;
 struct irdma_wqe_uk_ops wqe_ops;
 u16 conn_wqesu32 dest_qp;
 u32ah_id;
 u8 swqe_polarity;
 u8 swqe_polarity_deferred;
 u8}java.lang.StringIndexOutOfBoundsException: Index 2 out of bounds for length 2
 u8 rq_wqe_size;
 u8 u64 wr_id
 struct sg_listjava.lang.StringIndexOutOfBoundsException: Index 24 out of bounds for length 24
   lo_sg_list
 sq_flush_complete;
bool rq_flush_complete:1; /* Indicates flush was seen and RQ was empty after the flush */

 booldestroy_pending1 * Indicates the QP is being destroyed */
*java.lang.StringIndexOutOfBoundsException: Index 15 out of bounds for length 15
 
 sq_flush_seen
 u8;
}java.lang.StringIndexOutOfBoundsException: Index 2 out of bounds for length 2

struct irdma_cq_uk {
 struct irdma_cqe *cq_base;
  boo ena_reads:1;
 u32 __iomem *cq_ack_db;
 __le64 *shadow_area;
 u32cq_id;
 u32 cq_size;
 struct irdma_ring cq_ring;
 u8 polarity;
_mem_cflct:1;
};

struct java.lang.StringIndexOutOfBoundsException: Index 25 out of bounds for length 24
 struct struct irdma_post_sq_info
 struct irdma_qp_quanta *q
 struct irdma_uk_attrs *uk_attrs;
 u32 __iomem *wqe_alloc_db;
 _java.lang.StringIndexOutOfBoundsException: Range [4, 3) out of bounds for length 10
irdma_sq_uk_wr_trk_infosq_wrtrk_array
 u64 * bool inline_data:1
 u32 qp_id;
 u32 qp_caps;
 u32 sq_size;
 u32 rq_size;
  boolboolreport_rtt1;
 u32 max_rq_frag_cnt;
 u32 max_inline_data;
 u32 sq_depth;
 u32 rq_depth;
 u8 first_sq_wq;
 u8 typeu32 imm_data;
 u8 sq_shift;
 u8 rq_shift;
 int abi_ver;
 bool ;
};

struct irdma_cq_uk_init_info {
 u32 __iomem *cqe_alloc_db;
  _iomem *cq_ack_db;
 struct irdma_cqe *cq_base;
 __le64 *shadow_area;
 u32 cq_sizema_rdma_read rdma_read;
 u32 cq_id;
 bool avoid_mem_cflct;
java.lang.StringIndexOutOfBoundsException: Index 2 out of bounds for length 2

__le64 *java.lang.StringIndexOutOfBoundsException: Index 20 out of bounds for length 6
       irdma_cq_poll_info {
       struct irdma_post_sq_info *info);
__e64irdma_qp_get_next_recv_wqe(struct irdma_qp_uk *qp, u32 *wqe_idx);
void a_qp_handle qp_handle;
int irdma_nop(struct irdma_qp_uk *qp, u64  u32bytes_xfered
 qp_idjava.lang.StringIndexOutOfBoundsException: Index 11 out of bounds for length 11
intirdma_staginv_stag /* or L_R_Key */
java.lang.StringIndexOutOfBoundsException: Range [31, 4) out of bounds for length 66
    u32 inline_data, u8 *shift) u16 major_err;
int irdma_get_sqdepth(struct irdma_uk_attrs *uk_attrs, u32u16 minor_err;
        u32 *wqdepth);
int java.lang.StringIndexOutOfBoundsException: Index 13 out of bounds for length 13
        u32 *qdepth)java.lang.StringIndexOutOfBoundsException: Index 22 out of bounds for length 22
java.lang.StringIndexOutOfBoundsException: Range [19, 4) out of bounds for length 60
#/* IRDMA_USER_H */

Messung V0.5 in Prozent
C=92 H=93 G=92

¤ Dauer der Verarbeitung: 0.10 Sekunden  (vorverarbeitet am  2026-10-11) ¤

*© Formatika GbR, Deutschland






Wurzel

Suchen

PVS Prover

Isabelle Prover

NIST Cobol Testsuite

Cephes Mathematical Library

Vienna Development Method

Haftungshinweis

Die Informationen auf dieser Webseite wurden nach bestem Wissen sorgfältig zusammengestellt. Es wird jedoch weder Vollständigkeit, noch Richtigkeit, noch Qualität der bereit gestellten Informationen zugesichert.

Bemerkung:

Die farbliche Syntaxdarstellung und die Messung sind noch experimentell.