| Quellcodebibliothek Statistik Leitseite products/Sources/formale Sprachen/C/Linux/drivers/gpu/drm/amd/include/asic_reg/dce/ (Office von Apache Version 25.8.3.2©) Datei vom 24.10.2025 mit Größe 622 kB |
|
Impressum dce_10_0_d.h Sprache: C |
|||||||||
|
/*
* DCE_10_0 Register documentation * * Copyright (C) 2014 Advanced Micro Devices, Inc. * * Permission is hereby granted, free of charge, to any person obtaining a * copy of this software and associated documentation files (the "Software"), * to deal in the Software without restriction, including without limitation * the rights to use, copy, modify, merge, publish, distribute, sublicense, * and/or sell copies of the Software, and to permit persons to whom the * Software is furnished to do so, subject to the following conditions: * * The above copyright notice and this permission notice shall be included * in all copies or substantial portions of the Software. * * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL * THE COPYRIGHT HOLDER(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN * AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE. */ #ifndef DCE_10_0_D_H #define DCE_10_0_D_H #define mmPIPE0_PG_CONFIG 0x2c0 #define mmPIPE0_PG_ENABLE 0x2c1 #define mmPIPE0_PG_STATUS 0x2c2 #define mmPIPE1_PG_CONFIG 0x2c3 #define mmPIPE1_PG_ENABLE 0x2c4 #define mmPIPE1_PG_STATUS 0x2c5 #define mmPIPE2_PG_CONFIG 0x2c6 #define mmPIPE2_PG_ENABLE 0x2c7 #define mmPIPE2_PG_STATUS 0x2c8 #define mmPIPE3_PG_CONFIG 0x2c9 #define mmPIPE3_PG_ENABLE 0x2ca #define mmPIPE3_PG_STATUS 0x2cb #define mmPIPE4_PG_CONFIG 0x2cc #define mmPIPE4_PG_ENABLE 0x2cd #define mmPIPE4_PG_STATUS 0x2ce #define mmPIPE5_PG_CONFIG 0x2cf #define mmPIPE5_PG_ENABLE 0x2d0 #define mmPIPE5_PG_STATUS 0x2d1 #define mmDC_IP_REQUEST_CNTL 0x2d2 #define mmDC_PGFSM_CONFIG_REG 0x2d3 #define mmDC_PGFSM_WRITE_REG 0x2d4 #define mmDC_PGCNTL_STATUS_REG 0x2d5 #define mmDCPG_TEST_DEBUG_INDEX 0x2d6 #define mmDCPG_TEST_DEBUG_DATA 0x2d7 #define mmBL1_PWM_AMBIENT_LIGHT_LEVEL 0x1628 #define mmBL1_PWM_USER_LEVEL 0x1629 #define mmBL1_PWM_TARGET_ABM_LEVEL 0x162a #define mmBL1_PWM_CURRENT_ABM_LEVEL 0x162b #define mmBL1_PWM_FINAL_DUTY_CYCLE 0x162c #define mmBL1_PWM_MINIMUM_DUTY_CYCLE 0x162d #define mmBL1_PWM_ABM_CNTL 0x162e #define mmBL1_PWM_BL_UPDATE_SAMPLE_RATE 0x162f #define mmBL1_PWM_GRP2_REG_LOCK 0x1630 #define mmDC_ABM1_CNTL 0x1638 #define mmDC_ABM1_IPCSC_COEFF_SEL 0x1639 #define mmDC_ABM1_ACE_OFFSET_SLOPE_0 0x163a #define mmDC_ABM1_ACE_OFFSET_SLOPE_1 0x163b #define mmDC_ABM1_ACE_OFFSET_SLOPE_2 0x163c #define mmDC_ABM1_ACE_OFFSET_SLOPE_3 0x163d #define mmDC_ABM1_ACE_OFFSET_SLOPE_4 0x163e #define mmDC_ABM1_ACE_THRES_12 0x163f #define mmDC_ABM1_ACE_THRES_34 0x1640 #define mmDC_ABM1_ACE_CNTL_MISC 0x1641 #define mmDC_ABM1_DEBUG_MISC 0x1649 #define mmDC_ABM1_HGLS_REG_READ_PROGRESS 0x164a #define mmDC_ABM1_HG_MISC_CTRL 0x164b #define mmDC_ABM1_LS_SUM_OF_LUMA 0x164c #define mmDC_ABM1_LS_MIN_MAX_LUMA 0x164d #define mmDC_ABM1_LS_FILTERED_MIN_MAX_LUMA 0x164e #define mmDC_ABM1_LS_PIXEL_COUNT 0x164f #define mmDC_ABM1_LS_OVR_SCAN_BIN 0x1650 #define mmDC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES 0x1651 #define mmDC_ABM1_LS_MIN_PIXEL_VALUE_COUNT 0x1652 #define mmDC_ABM1_LS_MAX_PIXEL_VALUE_COUNT 0x1653 #define mmDC_ABM1_HG_SAMPLE_RATE 0x1654 #define mmDC_ABM1_LS_SAMPLE_RATE 0x1655 #define mmDC_ABM1_HG_BIN_1_32_SHIFT_FLAG 0x1656 #define mmDC_ABM1_HG_BIN_1_8_SHIFT_INDEX 0x1657 #define mmDC_ABM1_HG_BIN_9_16_SHIFT_INDEX 0x1658 #define mmDC_ABM1_HG_BIN_17_24_SHIFT_INDEX 0x1659 #define mmDC_ABM1_HG_BIN_25_32_SHIFT_INDEX 0x165a #define mmDC_ABM1_HG_RESULT_1 0x165b #define mmDC_ABM1_HG_RESULT_2 0x165c #define mmDC_ABM1_HG_RESULT_3 0x165d #define mmDC_ABM1_HG_RESULT_4 0x165e #define mmDC_ABM1_HG_RESULT_5 0x165f #define mmDC_ABM1_HG_RESULT_6 0x1660 #define mmDC_ABM1_HG_RESULT_7 0x1661 #define mmDC_ABM1_HG_RESULT_8 0x1662 #define mmDC_ABM1_HG_RESULT_9 0x1663 #define mmDC_ABM1_HG_RESULT_10 0x1664 #define mmDC_ABM1_HG_RESULT_11 0x1665 #define mmDC_ABM1_HG_RESULT_12 0x1666 #define mmDC_ABM1_HG_RESULT_13 0x1667 #define mmDC_ABM1_HG_RESULT_14 0x1668 #define mmDC_ABM1_HG_RESULT_15 0x1669 #define mmDC_ABM1_HG_RESULT_16 0x166a #define mmDC_ABM1_HG_RESULT_17 0x166b #define mmDC_ABM1_HG_RESULT_18 0x166c #define mmDC_ABM1_HG_RESULT_19 0x166d #define mmDC_ABM1_HG_RESULT_20 0x166e #define mmDC_ABM1_HG_RESULT_21 0x166f #define mmDC_ABM1_HG_RESULT_22 0x1670 #define mmDC_ABM1_HG_RESULT_23 0x1671 #define mmDC_ABM1_HG_RESULT_24 0x1672 #define mmDC_ABM1_OVERSCAN_PIXEL_VALUE 0x169b #define mmDC_ABM1_BL_MASTER_LOCK 0x169c #define mmABM_TEST_DEBUG_INDEX 0x169e #define mmABM_TEST_DEBUG_DATA 0x169f #define mmCRTC_DCFE_CLOCK_CONTROL 0x1b7c #define mmCRTC0_CRTC_DCFE_CLOCK_CONTROL 0x1b7c #define mmCRTC1_CRTC_DCFE_CLOCK_CONTROL 0x1d7c #define mmCRTC2_CRTC_DCFE_CLOCK_CONTROL 0x1f7c #define mmCRTC3_CRTC_DCFE_CLOCK_CONTROL 0x417c #define mmCRTC4_CRTC_DCFE_CLOCK_CONTROL 0x437c #define mmCRTC5_CRTC_DCFE_CLOCK_CONTROL 0x457c #define mmCRTC6_CRTC_DCFE_CLOCK_CONTROL 0x477c #define mmCRTC_H_BLANK_EARLY_NUM 0x1b7d #define mmCRTC0_CRTC_H_BLANK_EARLY_NUM 0x1b7d #define mmCRTC1_CRTC_H_BLANK_EARLY_NUM 0x1d7d #define mmCRTC2_CRTC_H_BLANK_EARLY_NUM 0x1f7d #define mmCRTC3_CRTC_H_BLANK_EARLY_NUM 0x417d #define mmCRTC4_CRTC_H_BLANK_EARLY_NUM 0x437d #define mmCRTC5_CRTC_H_BLANK_EARLY_NUM 0x457d #define mmCRTC6_CRTC_H_BLANK_EARLY_NUM 0x477d #define mmDCFE_DBG_SEL 0x1b7e #define mmCRTC0_DCFE_DBG_SEL 0x1b7e #define mmCRTC1_DCFE_DBG_SEL 0x1d7e #define mmCRTC2_DCFE_DBG_SEL 0x1f7e #define mmCRTC3_DCFE_DBG_SEL 0x417e #define mmCRTC4_DCFE_DBG_SEL 0x437e #define mmCRTC5_DCFE_DBG_SEL 0x457e #define mmCRTC6_DCFE_DBG_SEL 0x477e #define mmDCFE_MEM_PWR_CTRL 0x1b7f #define mmCRTC0_DCFE_MEM_PWR_CTRL 0x1b7f #define mmCRTC1_DCFE_MEM_PWR_CTRL 0x1d7f #define mmCRTC2_DCFE_MEM_PWR_CTRL 0x1f7f #define mmCRTC3_DCFE_MEM_PWR_CTRL 0x417f #define mmCRTC4_DCFE_MEM_PWR_CTRL 0x437f #define mmCRTC5_DCFE_MEM_PWR_CTRL 0x457f #define mmCRTC6_DCFE_MEM_PWR_CTRL 0x477f #define mmDCFE_MEM_PWR_CTRL2 0x1bb8 #define mmCRTC0_DCFE_MEM_PWR_CTRL2 0x1bb8 #define mmCRTC1_DCFE_MEM_PWR_CTRL2 0x1db8 #define mmCRTC2_DCFE_MEM_PWR_CTRL2 0x1fb8 #define mmCRTC3_DCFE_MEM_PWR_CTRL2 0x41b8 #define mmCRTC4_DCFE_MEM_PWR_CTRL2 0x43b8 #define mmCRTC5_DCFE_MEM_PWR_CTRL2 0x45b8 #define mmCRTC6_DCFE_MEM_PWR_CTRL2 0x47b8 #define mmDCFE_MEM_PWR_STATUS 0x1bb9 #define mmCRTC0_DCFE_MEM_PWR_STATUS 0x1bb9 #define mmCRTC1_DCFE_MEM_PWR_STATUS 0x1db9 #define mmCRTC2_DCFE_MEM_PWR_STATUS 0x1fb9 #define mmCRTC3_DCFE_MEM_PWR_STATUS 0x41b9 #define mmCRTC4_DCFE_MEM_PWR_STATUS 0x43b9 #define mmCRTC5_DCFE_MEM_PWR_STATUS 0x45b9 #define mmCRTC6_DCFE_MEM_PWR_STATUS 0x47b9 #define mmCRTC_H_TOTAL 0x1b80 #define mmCRTC0_CRTC_H_TOTAL 0x1b80 #define mmCRTC1_CRTC_H_TOTAL 0x1d80 #define mmCRTC2_CRTC_H_TOTAL 0x1f80 #define mmCRTC3_CRTC_H_TOTAL 0x4180 #define mmCRTC4_CRTC_H_TOTAL 0x4380 #define mmCRTC5_CRTC_H_TOTAL 0x4580 #define mmCRTC6_CRTC_H_TOTAL 0x4780 #define mmCRTC_H_BLANK_START_END 0x1b81 #define mmCRTC0_CRTC_H_BLANK_START_END 0x1b81 #define mmCRTC1_CRTC_H_BLANK_START_END 0x1d81 #define mmCRTC2_CRTC_H_BLANK_START_END 0x1f81 #define mmCRTC3_CRTC_H_BLANK_START_END 0x4181 #define mmCRTC4_CRTC_H_BLANK_START_END 0x4381 #define mmCRTC5_CRTC_H_BLANK_START_END 0x4581 #define mmCRTC6_CRTC_H_BLANK_START_END 0x4781 #define mmCRTC_H_SYNC_A 0x1b82 #define mmCRTC0_CRTC_H_SYNC_A 0x1b82 #define mmCRTC1_CRTC_H_SYNC_A 0x1d82 #define mmCRTC2_CRTC_H_SYNC_A 0x1f82 #define mmCRTC3_CRTC_H_SYNC_A 0x4182 #define mmCRTC4_CRTC_H_SYNC_A 0x4382 #define mmCRTC5_CRTC_H_SYNC_A 0x4582 #define mmCRTC6_CRTC_H_SYNC_A 0x4782 #define mmCRTC_H_SYNC_A_CNTL 0x1b83 #define mmCRTC0_CRTC_H_SYNC_A_CNTL 0x1b83 #define mmCRTC1_CRTC_H_SYNC_A_CNTL 0x1d83 #define mmCRTC2_CRTC_H_SYNC_A_CNTL 0x1f83 #define mmCRTC3_CRTC_H_SYNC_A_CNTL 0x4183 #define mmCRTC4_CRTC_H_SYNC_A_CNTL 0x4383 #define mmCRTC5_CRTC_H_SYNC_A_CNTL 0x4583 #define mmCRTC6_CRTC_H_SYNC_A_CNTL 0x4783 #define mmCRTC_H_SYNC_B 0x1b84 #define mmCRTC0_CRTC_H_SYNC_B 0x1b84 #define mmCRTC1_CRTC_H_SYNC_B 0x1d84 #define mmCRTC2_CRTC_H_SYNC_B 0x1f84 #define mmCRTC3_CRTC_H_SYNC_B 0x4184 #define mmCRTC4_CRTC_H_SYNC_B 0x4384 #define mmCRTC5_CRTC_H_SYNC_B 0x4584 #define mmCRTC6_CRTC_H_SYNC_B 0x4784 #define mmCRTC_H_SYNC_B_CNTL 0x1b85 #define mmCRTC0_CRTC_H_SYNC_B_CNTL 0x1b85 #define mmCRTC1_CRTC_H_SYNC_B_CNTL 0x1d85 #define mmCRTC2_CRTC_H_SYNC_B_CNTL 0x1f85 #define mmCRTC3_CRTC_H_SYNC_B_CNTL 0x4185 #define mmCRTC4_CRTC_H_SYNC_B_CNTL 0x4385 #define mmCRTC5_CRTC_H_SYNC_B_CNTL 0x4585 #define mmCRTC6_CRTC_H_SYNC_B_CNTL 0x4785 #define mmCRTC_VBI_END 0x1b86 #define mmCRTC0_CRTC_VBI_END 0x1b86 #define mmCRTC1_CRTC_VBI_END 0x1d86 #define mmCRTC2_CRTC_VBI_END 0x1f86 #define mmCRTC3_CRTC_VBI_END 0x4186 #define mmCRTC4_CRTC_VBI_END 0x4386 #define mmCRTC5_CRTC_VBI_END 0x4586 #define mmCRTC6_CRTC_VBI_END 0x4786 #define mmCRTC_V_TOTAL 0x1b87 #define mmCRTC0_CRTC_V_TOTAL 0x1b87 #define mmCRTC1_CRTC_V_TOTAL 0x1d87 #define mmCRTC2_CRTC_V_TOTAL 0x1f87 #define mmCRTC3_CRTC_V_TOTAL 0x4187 #define mmCRTC4_CRTC_V_TOTAL 0x4387 #define mmCRTC5_CRTC_V_TOTAL 0x4587 #define mmCRTC6_CRTC_V_TOTAL 0x4787 #define mmCRTC_V_TOTAL_MIN 0x1b88 #define mmCRTC0_CRTC_V_TOTAL_MIN 0x1b88 #define mmCRTC1_CRTC_V_TOTAL_MIN 0x1d88 #define mmCRTC2_CRTC_V_TOTAL_MIN 0x1f88 #define mmCRTC3_CRTC_V_TOTAL_MIN 0x4188 #define mmCRTC4_CRTC_V_TOTAL_MIN 0x4388 #define mmCRTC5_CRTC_V_TOTAL_MIN 0x4588 #define mmCRTC6_CRTC_V_TOTAL_MIN 0x4788 #define mmCRTC_V_TOTAL_MAX 0x1b89 #define mmCRTC0_CRTC_V_TOTAL_MAX 0x1b89 #define mmCRTC1_CRTC_V_TOTAL_MAX 0x1d89 #define mmCRTC2_CRTC_V_TOTAL_MAX 0x1f89 #define mmCRTC3_CRTC_V_TOTAL_MAX 0x4189 #define mmCRTC4_CRTC_V_TOTAL_MAX 0x4389 #define mmCRTC5_CRTC_V_TOTAL_MAX 0x4589 #define mmCRTC6_CRTC_V_TOTAL_MAX 0x4789 #define mmCRTC_V_TOTAL_CONTROL 0x1b8a #define mmCRTC0_CRTC_V_TOTAL_CONTROL 0x1b8a #define mmCRTC1_CRTC_V_TOTAL_CONTROL 0x1d8a #define mmCRTC2_CRTC_V_TOTAL_CONTROL 0x1f8a #define mmCRTC3_CRTC_V_TOTAL_CONTROL 0x418a #define mmCRTC4_CRTC_V_TOTAL_CONTROL 0x438a #define mmCRTC5_CRTC_V_TOTAL_CONTROL 0x458a #define mmCRTC6_CRTC_V_TOTAL_CONTROL 0x478a #define mmCRTC_V_TOTAL_INT_STATUS 0x1b8b #define mmCRTC0_CRTC_V_TOTAL_INT_STATUS 0x1b8b #define mmCRTC1_CRTC_V_TOTAL_INT_STATUS 0x1d8b #define mmCRTC2_CRTC_V_TOTAL_INT_STATUS 0x1f8b #define mmCRTC3_CRTC_V_TOTAL_INT_STATUS 0x418b #define mmCRTC4_CRTC_V_TOTAL_INT_STATUS 0x438b #define mmCRTC5_CRTC_V_TOTAL_INT_STATUS 0x458b #define mmCRTC6_CRTC_V_TOTAL_INT_STATUS 0x478b #define mmCRTC_VSYNC_NOM_INT_STATUS 0x1b8c #define mmCRTC0_CRTC_VSYNC_NOM_INT_STATUS 0x1b8c #define mmCRTC1_CRTC_VSYNC_NOM_INT_STATUS 0x1d8c #define mmCRTC2_CRTC_VSYNC_NOM_INT_STATUS 0x1f8c #define mmCRTC3_CRTC_VSYNC_NOM_INT_STATUS 0x418c #define mmCRTC4_CRTC_VSYNC_NOM_INT_STATUS 0x438c #define mmCRTC5_CRTC_VSYNC_NOM_INT_STATUS 0x458c #define mmCRTC6_CRTC_VSYNC_NOM_INT_STATUS 0x478c #define mmCRTC_V_BLANK_START_END 0x1b8d #define mmCRTC0_CRTC_V_BLANK_START_END 0x1b8d #define mmCRTC1_CRTC_V_BLANK_START_END 0x1d8d #define mmCRTC2_CRTC_V_BLANK_START_END 0x1f8d #define mmCRTC3_CRTC_V_BLANK_START_END 0x418d #define mmCRTC4_CRTC_V_BLANK_START_END 0x438d #define mmCRTC5_CRTC_V_BLANK_START_END 0x458d #define mmCRTC6_CRTC_V_BLANK_START_END 0x478d #define mmCRTC_V_SYNC_A 0x1b8e #define mmCRTC0_CRTC_V_SYNC_A 0x1b8e #define mmCRTC1_CRTC_V_SYNC_A 0x1d8e #define mmCRTC2_CRTC_V_SYNC_A 0x1f8e #define mmCRTC3_CRTC_V_SYNC_A 0x418e #define mmCRTC4_CRTC_V_SYNC_A 0x438e #define mmCRTC5_CRTC_V_SYNC_A 0x458e #define mmCRTC6_CRTC_V_SYNC_A 0x478e #define mmCRTC_V_SYNC_A_CNTL 0x1b8f #define mmCRTC0_CRTC_V_SYNC_A_CNTL 0x1b8f #define mmCRTC1_CRTC_V_SYNC_A_CNTL 0x1d8f #define mmCRTC2_CRTC_V_SYNC_A_CNTL 0x1f8f #define mmCRTC3_CRTC_V_SYNC_A_CNTL 0x418f #define mmCRTC4_CRTC_V_SYNC_A_CNTL 0x438f #define mmCRTC5_CRTC_V_SYNC_A_CNTL 0x458f #define mmCRTC6_CRTC_V_SYNC_A_CNTL 0x478f #define mmCRTC_V_SYNC_B 0x1b90 #define mmCRTC0_CRTC_V_SYNC_B 0x1b90 #define mmCRTC1_CRTC_V_SYNC_B 0x1d90 #define mmCRTC2_CRTC_V_SYNC_B 0x1f90 #define mmCRTC3_CRTC_V_SYNC_B 0x4190 #define mmCRTC4_CRTC_V_SYNC_B 0x4390 #define mmCRTC5_CRTC_V_SYNC_B 0x4590 #define mmCRTC6_CRTC_V_SYNC_B 0x4790 #define mmCRTC_V_SYNC_B_CNTL 0x1b91 #define mmCRTC0_CRTC_V_SYNC_B_CNTL 0x1b91 #define mmCRTC1_CRTC_V_SYNC_B_CNTL 0x1d91 #define mmCRTC2_CRTC_V_SYNC_B_CNTL 0x1f91 #define mmCRTC3_CRTC_V_SYNC_B_CNTL 0x4191 #define mmCRTC4_CRTC_V_SYNC_B_CNTL 0x4391 #define mmCRTC5_CRTC_V_SYNC_B_CNTL 0x4591 #define mmCRTC6_CRTC_V_SYNC_B_CNTL 0x4791 #define mmCRTC_DTMTEST_CNTL 0x1b92 #define mmCRTC0_CRTC_DTMTEST_CNTL 0x1b92 #define mmCRTC1_CRTC_DTMTEST_CNTL 0x1d92 #define mmCRTC2_CRTC_DTMTEST_CNTL 0x1f92 #define mmCRTC3_CRTC_DTMTEST_CNTL 0x4192 #define mmCRTC4_CRTC_DTMTEST_CNTL 0x4392 #define mmCRTC5_CRTC_DTMTEST_CNTL 0x4592 #define mmCRTC6_CRTC_DTMTEST_CNTL 0x4792 #define mmCRTC_DTMTEST_STATUS_POSITION 0x1b93 #define mmCRTC0_CRTC_DTMTEST_STATUS_POSITION 0x1b93 #define mmCRTC1_CRTC_DTMTEST_STATUS_POSITION 0x1d93 #define mmCRTC2_CRTC_DTMTEST_STATUS_POSITION 0x1f93 #define mmCRTC3_CRTC_DTMTEST_STATUS_POSITION 0x4193 #define mmCRTC4_CRTC_DTMTEST_STATUS_POSITION 0x4393 #define mmCRTC5_CRTC_DTMTEST_STATUS_POSITION 0x4593 #define mmCRTC6_CRTC_DTMTEST_STATUS_POSITION 0x4793 #define mmCRTC_TRIGA_CNTL 0x1b94 #define mmCRTC0_CRTC_TRIGA_CNTL 0x1b94 #define mmCRTC1_CRTC_TRIGA_CNTL 0x1d94 #define mmCRTC2_CRTC_TRIGA_CNTL 0x1f94 #define mmCRTC3_CRTC_TRIGA_CNTL 0x4194 #define mmCRTC4_CRTC_TRIGA_CNTL 0x4394 #define mmCRTC5_CRTC_TRIGA_CNTL 0x4594 #define mmCRTC6_CRTC_TRIGA_CNTL 0x4794 #define mmCRTC_TRIGA_MANUAL_TRIG 0x1b95 #define mmCRTC0_CRTC_TRIGA_MANUAL_TRIG 0x1b95 #define mmCRTC1_CRTC_TRIGA_MANUAL_TRIG 0x1d95 #define mmCRTC2_CRTC_TRIGA_MANUAL_TRIG 0x1f95 #define mmCRTC3_CRTC_TRIGA_MANUAL_TRIG 0x4195 #define mmCRTC4_CRTC_TRIGA_MANUAL_TRIG 0x4395 #define mmCRTC5_CRTC_TRIGA_MANUAL_TRIG 0x4595 #define mmCRTC6_CRTC_TRIGA_MANUAL_TRIG 0x4795 #define mmCRTC_TRIGB_CNTL 0x1b96 #define mmCRTC0_CRTC_TRIGB_CNTL 0x1b96 #define mmCRTC1_CRTC_TRIGB_CNTL 0x1d96 #define mmCRTC2_CRTC_TRIGB_CNTL 0x1f96 #define mmCRTC3_CRTC_TRIGB_CNTL 0x4196 #define mmCRTC4_CRTC_TRIGB_CNTL 0x4396 #define mmCRTC5_CRTC_TRIGB_CNTL 0x4596 #define mmCRTC6_CRTC_TRIGB_CNTL 0x4796 #define mmCRTC_TRIGB_MANUAL_TRIG 0x1b97 #define mmCRTC0_CRTC_TRIGB_MANUAL_TRIG 0x1b97 #define mmCRTC1_CRTC_TRIGB_MANUAL_TRIG 0x1d97 #define mmCRTC2_CRTC_TRIGB_MANUAL_TRIG 0x1f97 #define mmCRTC3_CRTC_TRIGB_MANUAL_TRIG 0x4197 #define mmCRTC4_CRTC_TRIGB_MANUAL_TRIG 0x4397 #define mmCRTC5_CRTC_TRIGB_MANUAL_TRIG 0x4597 #define mmCRTC6_CRTC_TRIGB_MANUAL_TRIG 0x4797 #define mmCRTC_FORCE_COUNT_NOW_CNTL 0x1b98 #define mmCRTC0_CRTC_FORCE_COUNT_NOW_CNTL 0x1b98 #define mmCRTC1_CRTC_FORCE_COUNT_NOW_CNTL 0x1d98 #define mmCRTC2_CRTC_FORCE_COUNT_NOW_CNTL 0x1f98 #define mmCRTC3_CRTC_FORCE_COUNT_NOW_CNTL 0x4198 #define mmCRTC4_CRTC_FORCE_COUNT_NOW_CNTL 0x4398 #define mmCRTC5_CRTC_FORCE_COUNT_NOW_CNTL 0x4598 #define mmCRTC6_CRTC_FORCE_COUNT_NOW_CNTL 0x4798 #define mmCRTC_FLOW_CONTROL 0x1b99 #define mmCRTC0_CRTC_FLOW_CONTROL 0x1b99 #define mmCRTC1_CRTC_FLOW_CONTROL 0x1d99 #define mmCRTC2_CRTC_FLOW_CONTROL 0x1f99 #define mmCRTC3_CRTC_FLOW_CONTROL 0x4199 #define mmCRTC4_CRTC_FLOW_CONTROL 0x4399 #define mmCRTC5_CRTC_FLOW_CONTROL 0x4599 #define mmCRTC6_CRTC_FLOW_CONTROL 0x4799 #define mmCRTC_STEREO_FORCE_NEXT_EYE 0x1b9a #define mmCRTC0_CRTC_STEREO_FORCE_NEXT_EYE 0x1b9a #define mmCRTC1_CRTC_STEREO_FORCE_NEXT_EYE 0x1d9a #define mmCRTC2_CRTC_STEREO_FORCE_NEXT_EYE 0x1f9a #define mmCRTC3_CRTC_STEREO_FORCE_NEXT_EYE 0x419a #define mmCRTC4_CRTC_STEREO_FORCE_NEXT_EYE 0x439a #define mmCRTC5_CRTC_STEREO_FORCE_NEXT_EYE 0x459a #define mmCRTC6_CRTC_STEREO_FORCE_NEXT_EYE 0x479a #define mmCRTC_AVSYNC_COUNTER 0x1b9b #define mmCRTC0_CRTC_AVSYNC_COUNTER 0x1b9b #define mmCRTC1_CRTC_AVSYNC_COUNTER 0x1d9b #define mmCRTC2_CRTC_AVSYNC_COUNTER 0x1f9b #define mmCRTC3_CRTC_AVSYNC_COUNTER 0x419b #define mmCRTC4_CRTC_AVSYNC_COUNTER 0x439b #define mmCRTC5_CRTC_AVSYNC_COUNTER 0x459b #define mmCRTC6_CRTC_AVSYNC_COUNTER 0x479b #define mmCRTC_CONTROL 0x1b9c #define mmCRTC0_CRTC_CONTROL 0x1b9c #define mmCRTC1_CRTC_CONTROL 0x1d9c #define mmCRTC2_CRTC_CONTROL 0x1f9c #define mmCRTC3_CRTC_CONTROL 0x419c #define mmCRTC4_CRTC_CONTROL 0x439c #define mmCRTC5_CRTC_CONTROL 0x459c #define mmCRTC6_CRTC_CONTROL 0x479c #define mmCRTC_BLANK_CONTROL 0x1b9d #define mmCRTC0_CRTC_BLANK_CONTROL 0x1b9d #define mmCRTC1_CRTC_BLANK_CONTROL 0x1d9d #define mmCRTC2_CRTC_BLANK_CONTROL 0x1f9d #define mmCRTC3_CRTC_BLANK_CONTROL 0x419d #define mmCRTC4_CRTC_BLANK_CONTROL 0x439d #define mmCRTC5_CRTC_BLANK_CONTROL 0x459d #define mmCRTC6_CRTC_BLANK_CONTROL 0x479d #define mmCRTC_INTERLACE_CONTROL 0x1b9e #define mmCRTC0_CRTC_INTERLACE_CONTROL 0x1b9e #define mmCRTC1_CRTC_INTERLACE_CONTROL 0x1d9e #define mmCRTC2_CRTC_INTERLACE_CONTROL 0x1f9e #define mmCRTC3_CRTC_INTERLACE_CONTROL 0x419e #define mmCRTC4_CRTC_INTERLACE_CONTROL 0x439e #define mmCRTC5_CRTC_INTERLACE_CONTROL 0x459e #define mmCRTC6_CRTC_INTERLACE_CONTROL 0x479e #define mmCRTC_INTERLACE_STATUS 0x1b9f #define mmCRTC0_CRTC_INTERLACE_STATUS 0x1b9f #define mmCRTC1_CRTC_INTERLACE_STATUS 0x1d9f #define mmCRTC2_CRTC_INTERLACE_STATUS 0x1f9f #define mmCRTC3_CRTC_INTERLACE_STATUS 0x419f #define mmCRTC4_CRTC_INTERLACE_STATUS 0x439f #define mmCRTC5_CRTC_INTERLACE_STATUS 0x459f #define mmCRTC6_CRTC_INTERLACE_STATUS 0x479f #define mmCRTC_FIELD_INDICATION_CONTROL 0x1ba0 #define mmCRTC0_CRTC_FIELD_INDICATION_CONTROL 0x1ba0 #define mmCRTC1_CRTC_FIELD_INDICATION_CONTROL 0x1da0 #define mmCRTC2_CRTC_FIELD_INDICATION_CONTROL 0x1fa0 #define mmCRTC3_CRTC_FIELD_INDICATION_CONTROL 0x41a0 #define mmCRTC4_CRTC_FIELD_INDICATION_CONTROL 0x43a0 #define mmCRTC5_CRTC_FIELD_INDICATION_CONTROL 0x45a0 #define mmCRTC6_CRTC_FIELD_INDICATION_CONTROL 0x47a0 #define mmCRTC_PIXEL_DATA_READBACK0 0x1ba1 #define mmCRTC0_CRTC_PIXEL_DATA_READBACK0 0x1ba1 #define mmCRTC1_CRTC_PIXEL_DATA_READBACK0 0x1da1 #define mmCRTC2_CRTC_PIXEL_DATA_READBACK0 0x1fa1 #define mmCRTC3_CRTC_PIXEL_DATA_READBACK0 0x41a1 #define mmCRTC4_CRTC_PIXEL_DATA_READBACK0 0x43a1 #define mmCRTC5_CRTC_PIXEL_DATA_READBACK0 0x45a1 #define mmCRTC6_CRTC_PIXEL_DATA_READBACK0 0x47a1 #define mmCRTC_PIXEL_DATA_READBACK1 0x1ba2 #define mmCRTC0_CRTC_PIXEL_DATA_READBACK1 0x1ba2 #define mmCRTC1_CRTC_PIXEL_DATA_READBACK1 0x1da2 #define mmCRTC2_CRTC_PIXEL_DATA_READBACK1 0x1fa2 #define mmCRTC3_CRTC_PIXEL_DATA_READBACK1 0x41a2 #define mmCRTC4_CRTC_PIXEL_DATA_READBACK1 0x43a2 #define mmCRTC5_CRTC_PIXEL_DATA_READBACK1 0x45a2 #define mmCRTC6_CRTC_PIXEL_DATA_READBACK1 0x47a2 #define mmCRTC_STATUS 0x1ba3 #define mmCRTC0_CRTC_STATUS 0x1ba3 #define mmCRTC1_CRTC_STATUS 0x1da3 #define mmCRTC2_CRTC_STATUS 0x1fa3 #define mmCRTC3_CRTC_STATUS 0x41a3 #define mmCRTC4_CRTC_STATUS 0x43a3 #define mmCRTC5_CRTC_STATUS 0x45a3 #define mmCRTC6_CRTC_STATUS 0x47a3 #define mmCRTC_STATUS_POSITION 0x1ba4 #define mmCRTC0_CRTC_STATUS_POSITION 0x1ba4 #define mmCRTC1_CRTC_STATUS_POSITION 0x1da4 #define mmCRTC2_CRTC_STATUS_POSITION 0x1fa4 #define mmCRTC3_CRTC_STATUS_POSITION 0x41a4 #define mmCRTC4_CRTC_STATUS_POSITION 0x43a4 #define mmCRTC5_CRTC_STATUS_POSITION 0x45a4 #define mmCRTC6_CRTC_STATUS_POSITION 0x47a4 #define mmCRTC_NOM_VERT_POSITION 0x1ba5 #define mmCRTC0_CRTC_NOM_VERT_POSITION 0x1ba5 #define mmCRTC1_CRTC_NOM_VERT_POSITION 0x1da5 #define mmCRTC2_CRTC_NOM_VERT_POSITION 0x1fa5 #define mmCRTC3_CRTC_NOM_VERT_POSITION 0x41a5 #define mmCRTC4_CRTC_NOM_VERT_POSITION 0x43a5 #define mmCRTC5_CRTC_NOM_VERT_POSITION 0x45a5 #define mmCRTC6_CRTC_NOM_VERT_POSITION 0x47a5 #define mmCRTC_STATUS_FRAME_COUNT 0x1ba6 #define mmCRTC0_CRTC_STATUS_FRAME_COUNT 0x1ba6 #define mmCRTC1_CRTC_STATUS_FRAME_COUNT 0x1da6 #define mmCRTC2_CRTC_STATUS_FRAME_COUNT 0x1fa6 #define mmCRTC3_CRTC_STATUS_FRAME_COUNT 0x41a6 #define mmCRTC4_CRTC_STATUS_FRAME_COUNT 0x43a6 #define mmCRTC5_CRTC_STATUS_FRAME_COUNT 0x45a6 #define mmCRTC6_CRTC_STATUS_FRAME_COUNT 0x47a6 #define mmCRTC_STATUS_VF_COUNT 0x1ba7 #define mmCRTC0_CRTC_STATUS_VF_COUNT 0x1ba7 #define mmCRTC1_CRTC_STATUS_VF_COUNT 0x1da7 #define mmCRTC2_CRTC_STATUS_VF_COUNT 0x1fa7 #define mmCRTC3_CRTC_STATUS_VF_COUNT 0x41a7 #define mmCRTC4_CRTC_STATUS_VF_COUNT 0x43a7 #define mmCRTC5_CRTC_STATUS_VF_COUNT 0x45a7 #define mmCRTC6_CRTC_STATUS_VF_COUNT 0x47a7 #define mmCRTC_STATUS_HV_COUNT 0x1ba8 #define mmCRTC0_CRTC_STATUS_HV_COUNT 0x1ba8 #define mmCRTC1_CRTC_STATUS_HV_COUNT 0x1da8 #define mmCRTC2_CRTC_STATUS_HV_COUNT 0x1fa8 #define mmCRTC3_CRTC_STATUS_HV_COUNT 0x41a8 #define mmCRTC4_CRTC_STATUS_HV_COUNT 0x43a8 #define mmCRTC5_CRTC_STATUS_HV_COUNT 0x45a8 #define mmCRTC6_CRTC_STATUS_HV_COUNT 0x47a8 #define mmCRTC_COUNT_CONTROL 0x1ba9 #define mmCRTC0_CRTC_COUNT_CONTROL 0x1ba9 #define mmCRTC1_CRTC_COUNT_CONTROL 0x1da9 #define mmCRTC2_CRTC_COUNT_CONTROL 0x1fa9 #define mmCRTC3_CRTC_COUNT_CONTROL 0x41a9 #define mmCRTC4_CRTC_COUNT_CONTROL 0x43a9 #define mmCRTC5_CRTC_COUNT_CONTROL 0x45a9 #define mmCRTC6_CRTC_COUNT_CONTROL 0x47a9 #define mmCRTC_COUNT_RESET 0x1baa #define mmCRTC0_CRTC_COUNT_RESET 0x1baa #define mmCRTC1_CRTC_COUNT_RESET 0x1daa #define mmCRTC2_CRTC_COUNT_RESET 0x1faa #define mmCRTC3_CRTC_COUNT_RESET 0x41aa #define mmCRTC4_CRTC_COUNT_RESET 0x43aa #define mmCRTC5_CRTC_COUNT_RESET 0x45aa #define mmCRTC6_CRTC_COUNT_RESET 0x47aa #define mmCRTC_MANUAL_FORCE_VSYNC_NEXT_LINE 0x1bab #define mmCRTC0_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE 0x1bab #define mmCRTC1_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE 0x1dab #define mmCRTC2_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE 0x1fab #define mmCRTC3_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE 0x41ab #define mmCRTC4_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE 0x43ab #define mmCRTC5_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE 0x45ab #define mmCRTC6_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE 0x47ab #define mmCRTC_VERT_SYNC_CONTROL 0x1bac #define mmCRTC0_CRTC_VERT_SYNC_CONTROL 0x1bac #define mmCRTC1_CRTC_VERT_SYNC_CONTROL 0x1dac #define mmCRTC2_CRTC_VERT_SYNC_CONTROL 0x1fac #define mmCRTC3_CRTC_VERT_SYNC_CONTROL 0x41ac #define mmCRTC4_CRTC_VERT_SYNC_CONTROL 0x43ac #define mmCRTC5_CRTC_VERT_SYNC_CONTROL 0x45ac #define mmCRTC6_CRTC_VERT_SYNC_CONTROL 0x47ac #define mmCRTC_STEREO_STATUS 0x1bad #define mmCRTC0_CRTC_STEREO_STATUS 0x1bad #define mmCRTC1_CRTC_STEREO_STATUS 0x1dad #define mmCRTC2_CRTC_STEREO_STATUS 0x1fad #define mmCRTC3_CRTC_STEREO_STATUS 0x41ad #define mmCRTC4_CRTC_STEREO_STATUS 0x43ad #define mmCRTC5_CRTC_STEREO_STATUS 0x45ad #define mmCRTC6_CRTC_STEREO_STATUS 0x47ad #define mmCRTC_STEREO_CONTROL 0x1bae #define mmCRTC0_CRTC_STEREO_CONTROL 0x1bae #define mmCRTC1_CRTC_STEREO_CONTROL 0x1dae #define mmCRTC2_CRTC_STEREO_CONTROL 0x1fae #define mmCRTC3_CRTC_STEREO_CONTROL 0x41ae #define mmCRTC4_CRTC_STEREO_CONTROL 0x43ae #define mmCRTC5_CRTC_STEREO_CONTROL 0x45ae #define mmCRTC6_CRTC_STEREO_CONTROL 0x47ae #define mmCRTC_SNAPSHOT_STATUS 0x1baf #define mmCRTC0_CRTC_SNAPSHOT_STATUS 0x1baf #define mmCRTC1_CRTC_SNAPSHOT_STATUS 0x1daf #define mmCRTC2_CRTC_SNAPSHOT_STATUS 0x1faf #define mmCRTC3_CRTC_SNAPSHOT_STATUS 0x41af #define mmCRTC4_CRTC_SNAPSHOT_STATUS 0x43af #define mmCRTC5_CRTC_SNAPSHOT_STATUS 0x45af #define mmCRTC6_CRTC_SNAPSHOT_STATUS 0x47af #define mmCRTC_SNAPSHOT_CONTROL 0x1bb0 #define mmCRTC0_CRTC_SNAPSHOT_CONTROL 0x1bb0 #define mmCRTC1_CRTC_SNAPSHOT_CONTROL 0x1db0 #define mmCRTC2_CRTC_SNAPSHOT_CONTROL 0x1fb0 #define mmCRTC3_CRTC_SNAPSHOT_CONTROL 0x41b0 #define mmCRTC4_CRTC_SNAPSHOT_CONTROL 0x43b0 #define mmCRTC5_CRTC_SNAPSHOT_CONTROL 0x45b0 #define mmCRTC6_CRTC_SNAPSHOT_CONTROL 0x47b0 #define mmCRTC_SNAPSHOT_POSITION 0x1bb1 #define mmCRTC0_CRTC_SNAPSHOT_POSITION 0x1bb1 #define mmCRTC1_CRTC_SNAPSHOT_POSITION 0x1db1 #define mmCRTC2_CRTC_SNAPSHOT_POSITION 0x1fb1 #define mmCRTC3_CRTC_SNAPSHOT_POSITION 0x41b1 #define mmCRTC4_CRTC_SNAPSHOT_POSITION 0x43b1 #define mmCRTC5_CRTC_SNAPSHOT_POSITION 0x45b1 #define mmCRTC6_CRTC_SNAPSHOT_POSITION 0x47b1 #define mmCRTC_SNAPSHOT_FRAME 0x1bb2 #define mmCRTC0_CRTC_SNAPSHOT_FRAME 0x1bb2 #define mmCRTC1_CRTC_SNAPSHOT_FRAME 0x1db2 #define mmCRTC2_CRTC_SNAPSHOT_FRAME 0x1fb2 #define mmCRTC3_CRTC_SNAPSHOT_FRAME 0x41b2 #define mmCRTC4_CRTC_SNAPSHOT_FRAME 0x43b2 #define mmCRTC5_CRTC_SNAPSHOT_FRAME 0x45b2 #define mmCRTC6_CRTC_SNAPSHOT_FRAME 0x47b2 #define mmCRTC_START_LINE_CONTROL 0x1bb3 #define mmCRTC0_CRTC_START_LINE_CONTROL 0x1bb3 #define mmCRTC1_CRTC_START_LINE_CONTROL 0x1db3 #define mmCRTC2_CRTC_START_LINE_CONTROL 0x1fb3 #define mmCRTC3_CRTC_START_LINE_CONTROL 0x41b3 #define mmCRTC4_CRTC_START_LINE_CONTROL 0x43b3 #define mmCRTC5_CRTC_START_LINE_CONTROL 0x45b3 #define mmCRTC6_CRTC_START_LINE_CONTROL 0x47b3 #define mmCRTC_INTERRUPT_CONTROL 0x1bb4 #define mmCRTC0_CRTC_INTERRUPT_CONTROL 0x1bb4 #define mmCRTC1_CRTC_INTERRUPT_CONTROL 0x1db4 #define mmCRTC2_CRTC_INTERRUPT_CONTROL 0x1fb4 #define mmCRTC3_CRTC_INTERRUPT_CONTROL 0x41b4 #define mmCRTC4_CRTC_INTERRUPT_CONTROL 0x43b4 #define mmCRTC5_CRTC_INTERRUPT_CONTROL 0x45b4 #define mmCRTC6_CRTC_INTERRUPT_CONTROL 0x47b4 #define mmCRTC_UPDATE_LOCK 0x1bb5 #define mmCRTC0_CRTC_UPDATE_LOCK 0x1bb5 #define mmCRTC1_CRTC_UPDATE_LOCK 0x1db5 #define mmCRTC2_CRTC_UPDATE_LOCK 0x1fb5 #define mmCRTC3_CRTC_UPDATE_LOCK 0x41b5 #define mmCRTC4_CRTC_UPDATE_LOCK 0x43b5 #define mmCRTC5_CRTC_UPDATE_LOCK 0x45b5 #define mmCRTC6_CRTC_UPDATE_LOCK 0x47b5 #define mmCRTC_DOUBLE_BUFFER_CONTROL 0x1bb6 #define mmCRTC0_CRTC_DOUBLE_BUFFER_CONTROL 0x1bb6 #define mmCRTC1_CRTC_DOUBLE_BUFFER_CONTROL 0x1db6 #define mmCRTC2_CRTC_DOUBLE_BUFFER_CONTROL 0x1fb6 #define mmCRTC3_CRTC_DOUBLE_BUFFER_CONTROL 0x41b6 #define mmCRTC4_CRTC_DOUBLE_BUFFER_CONTROL 0x43b6 #define mmCRTC5_CRTC_DOUBLE_BUFFER_CONTROL 0x45b6 #define mmCRTC6_CRTC_DOUBLE_BUFFER_CONTROL 0x47b6 #define mmCRTC_VGA_PARAMETER_CAPTURE_MODE 0x1bb7 #define mmCRTC0_CRTC_VGA_PARAMETER_CAPTURE_MODE 0x1bb7 #define mmCRTC1_CRTC_VGA_PARAMETER_CAPTURE_MODE 0x1db7 #define mmCRTC2_CRTC_VGA_PARAMETER_CAPTURE_MODE 0x1fb7 #define mmCRTC3_CRTC_VGA_PARAMETER_CAPTURE_MODE 0x41b7 #define mmCRTC4_CRTC_VGA_PARAMETER_CAPTURE_MODE 0x43b7 #define mmCRTC5_CRTC_VGA_PARAMETER_CAPTURE_MODE 0x45b7 #define mmCRTC6_CRTC_VGA_PARAMETER_CAPTURE_MODE 0x47b7 #define mmCRTC_TEST_PATTERN_CONTROL 0x1bba #define mmCRTC0_CRTC_TEST_PATTERN_CONTROL 0x1bba #define mmCRTC1_CRTC_TEST_PATTERN_CONTROL 0x1dba #define mmCRTC2_CRTC_TEST_PATTERN_CONTROL 0x1fba #define mmCRTC3_CRTC_TEST_PATTERN_CONTROL 0x41ba #define mmCRTC4_CRTC_TEST_PATTERN_CONTROL 0x43ba #define mmCRTC5_CRTC_TEST_PATTERN_CONTROL 0x45ba #define mmCRTC6_CRTC_TEST_PATTERN_CONTROL 0x47ba #define mmCRTC_TEST_PATTERN_PARAMETERS 0x1bbb #define mmCRTC0_CRTC_TEST_PATTERN_PARAMETERS 0x1bbb #define mmCRTC1_CRTC_TEST_PATTERN_PARAMETERS 0x1dbb #define mmCRTC2_CRTC_TEST_PATTERN_PARAMETERS 0x1fbb #define mmCRTC3_CRTC_TEST_PATTERN_PARAMETERS 0x41bb #define mmCRTC4_CRTC_TEST_PATTERN_PARAMETERS 0x43bb #define mmCRTC5_CRTC_TEST_PATTERN_PARAMETERS 0x45bb #define mmCRTC6_CRTC_TEST_PATTERN_PARAMETERS 0x47bb #define mmCRTC_TEST_PATTERN_COLOR 0x1bbc #define mmCRTC0_CRTC_TEST_PATTERN_COLOR 0x1bbc #define mmCRTC1_CRTC_TEST_PATTERN_COLOR 0x1dbc #define mmCRTC2_CRTC_TEST_PATTERN_COLOR 0x1fbc #define mmCRTC3_CRTC_TEST_PATTERN_COLOR 0x41bc #define mmCRTC4_CRTC_TEST_PATTERN_COLOR 0x43bc #define mmCRTC5_CRTC_TEST_PATTERN_COLOR 0x45bc #define mmCRTC6_CRTC_TEST_PATTERN_COLOR 0x47bc #define mmMASTER_UPDATE_LOCK 0x1bbd #define mmCRTC0_MASTER_UPDATE_LOCK 0x1bbd #define mmCRTC1_MASTER_UPDATE_LOCK 0x1dbd #define mmCRTC2_MASTER_UPDATE_LOCK 0x1fbd #define mmCRTC3_MASTER_UPDATE_LOCK 0x41bd #define mmCRTC4_MASTER_UPDATE_LOCK 0x43bd #define mmCRTC5_MASTER_UPDATE_LOCK 0x45bd #define mmCRTC6_MASTER_UPDATE_LOCK 0x47bd #define mmMASTER_UPDATE_MODE 0x1bbe #define mmCRTC0_MASTER_UPDATE_MODE 0x1bbe #define mmCRTC1_MASTER_UPDATE_MODE 0x1dbe #define mmCRTC2_MASTER_UPDATE_MODE 0x1fbe #define mmCRTC3_MASTER_UPDATE_MODE 0x41be #define mmCRTC4_MASTER_UPDATE_MODE 0x43be #define mmCRTC5_MASTER_UPDATE_MODE 0x45be #define mmCRTC6_MASTER_UPDATE_MODE 0x47be #define mmCRTC_MVP_INBAND_CNTL_INSERT 0x1bbf #define mmCRTC0_CRTC_MVP_INBAND_CNTL_INSERT 0x1bbf #define mmCRTC1_CRTC_MVP_INBAND_CNTL_INSERT 0x1dbf #define mmCRTC2_CRTC_MVP_INBAND_CNTL_INSERT 0x1fbf #define mmCRTC3_CRTC_MVP_INBAND_CNTL_INSERT 0x41bf #define mmCRTC4_CRTC_MVP_INBAND_CNTL_INSERT 0x43bf #define mmCRTC5_CRTC_MVP_INBAND_CNTL_INSERT 0x45bf #define mmCRTC6_CRTC_MVP_INBAND_CNTL_INSERT 0x47bf #define mmCRTC_MVP_INBAND_CNTL_INSERT_TIMER 0x1bc0 #define mmCRTC0_CRTC_MVP_INBAND_CNTL_INSERT_TIMER 0x1bc0 #define mmCRTC1_CRTC_MVP_INBAND_CNTL_INSERT_TIMER 0x1dc0 #define mmCRTC2_CRTC_MVP_INBAND_CNTL_INSERT_TIMER 0x1fc0 #define mmCRTC3_CRTC_MVP_INBAND_CNTL_INSERT_TIMER 0x41c0 #define mmCRTC4_CRTC_MVP_INBAND_CNTL_INSERT_TIMER 0x43c0 #define mmCRTC5_CRTC_MVP_INBAND_CNTL_INSERT_TIMER 0x45c0 #define mmCRTC6_CRTC_MVP_INBAND_CNTL_INSERT_TIMER 0x47c0 #define mmCRTC_MVP_STATUS 0x1bc1 #define mmCRTC0_CRTC_MVP_STATUS 0x1bc1 #define mmCRTC1_CRTC_MVP_STATUS 0x1dc1 #define mmCRTC2_CRTC_MVP_STATUS 0x1fc1 #define mmCRTC3_CRTC_MVP_STATUS 0x41c1 #define mmCRTC4_CRTC_MVP_STATUS 0x43c1 #define mmCRTC5_CRTC_MVP_STATUS 0x45c1 #define mmCRTC6_CRTC_MVP_STATUS 0x47c1 #define mmCRTC_MASTER_EN 0x1bc2 #define mmCRTC0_CRTC_MASTER_EN 0x1bc2 #define mmCRTC1_CRTC_MASTER_EN 0x1dc2 #define mmCRTC2_CRTC_MASTER_EN 0x1fc2 #define mmCRTC3_CRTC_MASTER_EN 0x41c2 #define mmCRTC4_CRTC_MASTER_EN 0x43c2 #define mmCRTC5_CRTC_MASTER_EN 0x45c2 #define mmCRTC6_CRTC_MASTER_EN 0x47c2 #define mmCRTC_ALLOW_STOP_OFF_V_CNT 0x1bc3 #define mmCRTC0_CRTC_ALLOW_STOP_OFF_V_CNT 0x1bc3 #define mmCRTC1_CRTC_ALLOW_STOP_OFF_V_CNT 0x1dc3 #define mmCRTC2_CRTC_ALLOW_STOP_OFF_V_CNT 0x1fc3 #define mmCRTC3_CRTC_ALLOW_STOP_OFF_V_CNT 0x41c3 #define mmCRTC4_CRTC_ALLOW_STOP_OFF_V_CNT 0x43c3 #define mmCRTC5_CRTC_ALLOW_STOP_OFF_V_CNT 0x45c3 #define mmCRTC6_CRTC_ALLOW_STOP_OFF_V_CNT 0x47c3 #define mmCRTC_V_UPDATE_INT_STATUS 0x1bc4 #define mmCRTC0_CRTC_V_UPDATE_INT_STATUS 0x1bc4 #define mmCRTC1_CRTC_V_UPDATE_INT_STATUS 0x1dc4 #define mmCRTC2_CRTC_V_UPDATE_INT_STATUS 0x1fc4 #define mmCRTC3_CRTC_V_UPDATE_INT_STATUS 0x41c4 #define mmCRTC4_CRTC_V_UPDATE_INT_STATUS 0x43c4 #define mmCRTC5_CRTC_V_UPDATE_INT_STATUS 0x45c4 #define mmCRTC6_CRTC_V_UPDATE_INT_STATUS 0x47c4 #define mmCRTC_OVERSCAN_COLOR 0x1bc8 #define mmCRTC0_CRTC_OVERSCAN_COLOR 0x1bc8 #define mmCRTC1_CRTC_OVERSCAN_COLOR 0x1dc8 #define mmCRTC2_CRTC_OVERSCAN_COLOR 0x1fc8 #define mmCRTC3_CRTC_OVERSCAN_COLOR 0x41c8 #define mmCRTC4_CRTC_OVERSCAN_COLOR 0x43c8 #define mmCRTC5_CRTC_OVERSCAN_COLOR 0x45c8 #define mmCRTC6_CRTC_OVERSCAN_COLOR 0x47c8 #define mmCRTC_OVERSCAN_COLOR_EXT 0x1bc9 #define mmCRTC0_CRTC_OVERSCAN_COLOR_EXT 0x1bc9 #define mmCRTC1_CRTC_OVERSCAN_COLOR_EXT 0x1dc9 #define mmCRTC2_CRTC_OVERSCAN_COLOR_EXT 0x1fc9 #define mmCRTC3_CRTC_OVERSCAN_COLOR_EXT 0x41c9 #define mmCRTC4_CRTC_OVERSCAN_COLOR_EXT 0x43c9 #define mmCRTC5_CRTC_OVERSCAN_COLOR_EXT 0x45c9 #define mmCRTC6_CRTC_OVERSCAN_COLOR_EXT 0x47c9 #define mmCRTC_BLANK_DATA_COLOR 0x1bca #define mmCRTC0_CRTC_BLANK_DATA_COLOR 0x1bca #define mmCRTC1_CRTC_BLANK_DATA_COLOR 0x1dca #define mmCRTC2_CRTC_BLANK_DATA_COLOR 0x1fca #define mmCRTC3_CRTC_BLANK_DATA_COLOR 0x41ca #define mmCRTC4_CRTC_BLANK_DATA_COLOR 0x43ca #define mmCRTC5_CRTC_BLANK_DATA_COLOR 0x45ca #define mmCRTC6_CRTC_BLANK_DATA_COLOR 0x47ca #define mmCRTC_BLANK_DATA_COLOR_EXT 0x1bcb #define mmCRTC0_CRTC_BLANK_DATA_COLOR_EXT 0x1bcb #define mmCRTC1_CRTC_BLANK_DATA_COLOR_EXT 0x1dcb #define mmCRTC2_CRTC_BLANK_DATA_COLOR_EXT 0x1fcb #define mmCRTC3_CRTC_BLANK_DATA_COLOR_EXT 0x41cb #define mmCRTC4_CRTC_BLANK_DATA_COLOR_EXT 0x43cb #define mmCRTC5_CRTC_BLANK_DATA_COLOR_EXT 0x45cb #define mmCRTC6_CRTC_BLANK_DATA_COLOR_EXT 0x47cb #define mmCRTC_BLACK_COLOR 0x1bcc #define mmCRTC0_CRTC_BLACK_COLOR 0x1bcc #define mmCRTC1_CRTC_BLACK_COLOR 0x1dcc #define mmCRTC2_CRTC_BLACK_COLOR 0x1fcc #define mmCRTC3_CRTC_BLACK_COLOR 0x41cc #define mmCRTC4_CRTC_BLACK_COLOR 0x43cc #define mmCRTC5_CRTC_BLACK_COLOR 0x45cc #define mmCRTC6_CRTC_BLACK_COLOR 0x47cc #define mmCRTC_BLACK_COLOR_EXT 0x1bcd #define mmCRTC0_CRTC_BLACK_COLOR_EXT 0x1bcd #define mmCRTC1_CRTC_BLACK_COLOR_EXT 0x1dcd #define mmCRTC2_CRTC_BLACK_COLOR_EXT 0x1fcd #define mmCRTC3_CRTC_BLACK_COLOR_EXT 0x41cd #define mmCRTC4_CRTC_BLACK_COLOR_EXT 0x43cd #define mmCRTC5_CRTC_BLACK_COLOR_EXT 0x45cd #define mmCRTC6_CRTC_BLACK_COLOR_EXT 0x47cd #define mmCRTC_VERTICAL_INTERRUPT0_POSITION 0x1bce #define mmCRTC0_CRTC_VERTICAL_INTERRUPT0_POSITION 0x1bce #define mmCRTC1_CRTC_VERTICAL_INTERRUPT0_POSITION 0x1dce #define mmCRTC2_CRTC_VERTICAL_INTERRUPT0_POSITION 0x1fce #define mmCRTC3_CRTC_VERTICAL_INTERRUPT0_POSITION 0x41ce #define mmCRTC4_CRTC_VERTICAL_INTERRUPT0_POSITION 0x43ce #define mmCRTC5_CRTC_VERTICAL_INTERRUPT0_POSITION 0x45ce #define mmCRTC6_CRTC_VERTICAL_INTERRUPT0_POSITION 0x47ce #define mmCRTC_VERTICAL_INTERRUPT0_CONTROL 0x1bcf #define mmCRTC0_CRTC_VERTICAL_INTERRUPT0_CONTROL 0x1bcf #define mmCRTC1_CRTC_VERTICAL_INTERRUPT0_CONTROL 0x1dcf #define mmCRTC2_CRTC_VERTICAL_INTERRUPT0_CONTROL 0x1fcf #define mmCRTC3_CRTC_VERTICAL_INTERRUPT0_CONTROL 0x41cf #define mmCRTC4_CRTC_VERTICAL_INTERRUPT0_CONTROL 0x43cf #define mmCRTC5_CRTC_VERTICAL_INTERRUPT0_CONTROL 0x45cf #define mmCRTC6_CRTC_VERTICAL_INTERRUPT0_CONTROL 0x47cf #define mmCRTC_VERTICAL_INTERRUPT1_POSITION 0x1bd0 #define mmCRTC0_CRTC_VERTICAL_INTERRUPT1_POSITION 0x1bd0 --> -------------------- --> maximum size reached --> -------------------- ¤ Dauer der Verarbeitung: 0.18 Sekunden (vorverarbeitet) ¤*Bot Zugriff |
|
2026-04-04