| products/sources/formale sprachen/Java/openjdk-20-36_src/src/hotspot/cpu/arm/ |
|
Quellcode-Bibliothek© Kompilation durch diese Firma[Weder Korrektheit noch Funktionsfähigkeit der Software werden zugesichert.]Datei: c1_Runtime1_arm.cpp Sprache: C |
|
||||||
|
/*
* Copyright (c) 2008, 2022, Oracle and/or its affiliates. All rights reserved. * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER. * * This code is free software; you can redistribute it and/or modify it * under the terms of the GNU General Public License version 2 only, as * published by the Free Software Foundation. * * This code is distributed in the hope that it will be useful, but WITHOUT * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License * version 2 for more details (a copy is included in the LICENSE file that * accompanied this code). * * You should have received a copy of the GNU General Public License version * 2 along with this work; if not, write to the Free Software Foundation, * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA. * * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA * or visit www.oracle.com if you need additional information or have any * questions. * */ #include "precompiled.hpp" #include "asm/macroAssembler.inline.hpp" #include "c1/c1_Defs.hpp" #include "c1/c1_LIRAssembler.hpp" #include "c1/c1_MacroAssembler.hpp" #include "c1/c1_Runtime1.hpp" #include "ci/ciUtilities.hpp" #include "compiler/oopMap.hpp" #include "gc/shared/cardTable.hpp" #include "gc/shared/cardTableBarrierSet.hpp" #include "gc/shared/collectedHeap.hpp" #include "gc/shared/tlab_globals.hpp" #include "interpreter/interpreter.hpp" #include "memory/universe.hpp" #include "nativeInst_arm.hpp" #include "oops/compiledICHolder.hpp" #include "oops/oop.inline.hpp" #include "prims/jvmtiExport.hpp" #include "register_arm.hpp" #include "runtime/sharedRuntime.hpp" #include "runtime/signature.hpp" #include "runtime/vframeArray.hpp" #include "utilities/align.hpp" #include "vmreg_arm.inline.hpp" // Note: Rtemp usage is this file should not impact C2 and should be // correct as long as it is not implicitly used in lower layers (the // arm [macro]assembler) and used with care in the other C1 specific // files. // Implementation of StubAssembler int StubAssembler::call_RT(Register oop_result1, Register metadata_result, address ent mov(R0, Rthread); int call_offset = set_last_Java_frame(SP, FP, false, Rtemp); call(entry); if (call_offset == -1) { // PC not saved call_offset = offset(); } reset_last_Java_frame(Rtemp); assert(frame_size() != no_frame_size, "frame must be fixed"); if (_stub_id != Runtime1::forward_exception_id) { ldr(R3, Address(Rthread, Thread::pending_exception_offset())); } if (oop_result1->is_valid()) { assert_different_registers(oop_result1, R3, Rtemp); get_vm_result(oop_result1, Rtemp); } if (metadata_result->is_valid()) { assert_different_registers(metadata_result, R3, Rtemp); get_vm_result_2(metadata_result, Rtemp); } // Check for pending exception // unpack_with_exception_in_tls path is taken through // Runtime1::exception_handler_for_pc if (_stub_id != Runtime1::forward_exception_id) { assert(frame_size() != no_frame_size, "cannot directly call forward_exception_id"); cmp(R3, 0); jump(Runtime1::entry_for(Runtime1::forward_exception_id), relocInfo::runtime_call } else { #ifdef ASSERT // Should not have pending exception in forward_exception stub ldr(R3, Address(Rthread, Thread::pending_exception_offset())); cmp(R3, 0); breakpoint(ne); #endif // ASSERT } return call_offset; } int StubAssembler::call_RT(Register oop_result1, Register metadata_result, address ent if (arg1 != R1) { mov(R1, arg1); } return call_RT(oop_result1, metadata_result, entry, 1); } int StubAssembler::call_RT(Register oop_result1, Register metadata_result, address ent assert(arg1 == R1 && arg2 == R2, "cannot handle otherwise"); return call_RT(oop_result1, metadata_result, entry, 2); } int StubAssembler::call_RT(Register oop_result1, Register metadata_result, address ent assert(arg1 == R1 && arg2 == R2 && arg3 == R3, "cannot handle otherwise"); return call_RT(oop_result1, metadata_result, entry, 3); } #define __ sasm-> // TODO: ARM - does this duplicate RegisterSaver in SharedRuntime? enum RegisterLayout { fpu_save_size = pd_nof_fpu_regs_reg_alloc, #ifndef __SOFTFP__ D0_offset = 0, #endif R0_offset = fpu_save_size, R1_offset, R2_offset, R3_offset, R4_offset, R5_offset, R6_offset, #if (FP_REG_NUM != 7) R7_offset, #endif R8_offset, R9_offset, R10_offset, #if (FP_REG_NUM != 11) R11_offset, #endif R12_offset, FP_offset, LR_offset, reg_save_size, arg1_offset = reg_save_size * wordSize, arg2_offset = (reg_save_size + 1) * wordSize }; static OopMap* generate_oop_map(StubAssembler* sasm, bool save_fpu_registers = HaveVFP) sasm->set_frame_size(reg_save_size /* in words */); // Record saved value locations in an OopMap. // Locations are offsets from sp after runtime call. OopMap* map = new OopMap(VMRegImpl::slots_per_word * reg_save_size, 0); int j=0; for (int i = R0_offset; i < R10_offset; i++) { if (j == FP_REG_NUM) { // skip the FP register, saved below j++; } map->set_callee_saved(VMRegImpl::stack2reg(i), as_Register(j)->as_VMReg()); j++; } assert(j == R10->encoding(), "must be"); #if (FP_REG_NUM != 11) // add R11, if not saved as FP map->set_callee_saved(VMRegImpl::stack2reg(R11_offset), R11->as_VMReg()); #endif map->set_callee_saved(VMRegImpl::stack2reg(FP_offset), FP->as_VMReg()); map->set_callee_saved(VMRegImpl::stack2reg(LR_offset), LR->as_VMReg()); if (save_fpu_registers) { for (int i = 0; i < fpu_save_size; i++) { map->set_callee_saved(VMRegImpl::stack2reg(i), as_FloatRegister(i)->as_VMReg()); } } return map; } static OopMap* save_live_registers(StubAssembler* sasm, bool save_fpu_registers = HaveV __ block_comment("save_live_registers"); sasm->set_frame_size(reg_save_size /* in words */); __ push(RegisterSet(FP) | RegisterSet(LR)); __ push(RegisterSet(R0, R6) | RegisterSet(R8, R10) | R12 | altFP_7_11); if (save_fpu_registers) { __ fpush(FloatRegisterSet(D0, fpu_save_size / 2)); } else { __ sub(SP, SP, fpu_save_size * wordSize); } return generate_oop_map(sasm, save_fpu_registers); } static void restore_live_registers(StubAssembler* sasm, bool restore_R0, bool restore_FP_LR, bool do_return, bool restore_fpu_registers = HaveVFP) { __ block_comment("restore_live_registers"); if (restore_fpu_registers) { __ fpop(FloatRegisterSet(D0, fpu_save_size / 2)); if (!restore_R0) { __ add(SP, SP, (R1_offset - fpu_save_size) * wordSize); } } else { __ add(SP, SP, (restore_R0 ? fpu_save_size : R1_offset) * wordSize); } __ pop(RegisterSet((restore_R0 ? R0 : R1), R6) | RegisterSet(R8, R10) | R12 | altFP_7_11); if (restore_FP_LR) { __ pop(RegisterSet(FP) | RegisterSet(do_return ? PC : LR)); } else { assert (!do_return, "return without restoring FP/LR"); } } static void restore_live_registers_except_R0(StubAssembler* sasm, bool restore_fpu_re restore_live_registers(sasm, false, true, true, restore_fpu_registers); } static void restore_live_registers(StubAssembler* sasm, bool restore_fpu_registers = Ha restore_live_registers(sasm, true, true, true, restore_fpu_registers); } static void restore_live_registers_except_FP_LR(StubAssembler* sasm, bool restore_fpu restore_live_registers(sasm, true, false, false, restore_fpu_registers); } static void restore_live_registers_without_return(StubAssembler* sasm, bool restore_f restore_live_registers(sasm, true, true, false, restore_fpu_registers); } void StubAssembler::save_live_registers() { ::save_live_registers(this); } void StubAssembler::restore_live_registers_without_return() { ::restore_live_registers_without_return(this); } void Runtime1::initialize_pd() { } OopMapSet* Runtime1::generate_exception_throw(StubAssembler* sasm, address target, bo OopMap* oop_map = save_live_registers(sasm); int call_offset; if (has_argument) { __ ldr(R1, Address(SP, arg1_offset)); __ ldr(R2, Address(SP, arg2_offset)); call_offset = __ call_RT(noreg, noreg, target, R1, R2); } else { call_offset = __ call_RT(noreg, noreg, target); } OopMapSet* oop_maps = new OopMapSet(); oop_maps->add_gc_map(call_offset, oop_map); DEBUG_ONLY(STOP("generate_exception_throw");) // Should not reach here return oop_maps; } static void restore_sp_for_method_handle(StubAssembler* sasm) { // Restore SP from its saved reg (FP) if the exception PC is a MethodHandle call site. __ ldr_s32(Rtemp, Address(Rthread, JavaThread::is_method_handle_return_offset())); __ cmp(Rtemp, 0); __ mov(SP, Rmh_SP_save, ne); } OopMapSet* Runtime1::generate_handle_exception(StubID id, StubAssembler* sasm) { __ block_comment("generate_handle_exception"); bool save_fpu_registers = false; // Save registers, if required. OopMapSet* oop_maps = new OopMapSet(); OopMap* oop_map = NULL; switch (id) { case forward_exception_id: { save_fpu_registers = HaveVFP; oop_map = generate_oop_map(sasm); __ ldr(Rexception_obj, Address(Rthread, Thread::pending_exception_offset())); __ ldr(Rexception_pc, Address(SP, LR_offset * wordSize)); Register zero = __ zero_register(Rtemp); __ str(zero, Address(Rthread, Thread::pending_exception_offset())); break; } case handle_exception_id: save_fpu_registers = HaveVFP; // fall-through case handle_exception_nofpu_id: // At this point all registers MAY be live. oop_map = save_live_registers(sasm, save_fpu_registers); break; case handle_exception_from_callee_id: // At this point all registers except exception oop (R4/R19) and // exception pc (R5/R20) are dead. oop_map = save_live_registers(sasm); // TODO it's not required to save all registers break; default: ShouldNotReachHere(); } __ str(Rexception_obj, Address(Rthread, JavaThread::exception_oop_offset())); __ str(Rexception_pc, Address(Rthread, JavaThread::exception_pc_offset())); __ str(Rexception_pc, Address(SP, LR_offset * wordSize)); // patch throwing pc into return a int call_offset = __ call_RT(noreg, noreg, CAST_FROM_FN_PTR(address, exception_handler_ oop_maps->add_gc_map(call_offset, oop_map); // Exception handler found __ str(R0, Address(SP, LR_offset * wordSize)); // patch the return address // Restore the registers that were saved at the beginning, remove // frame and jump to the exception handler. switch (id) { case forward_exception_id: case handle_exception_nofpu_id: case handle_exception_id: restore_live_registers(sasm, save_fpu_registers); // Note: the restore live registers includes the jump to LR (patched to R0) break; case handle_exception_from_callee_id: restore_live_registers_without_return(sasm); // must not jump immediately to handler restore_sp_for_method_handle(sasm); __ ret(); break; default: ShouldNotReachHere(); } DEBUG_ONLY(STOP("generate_handle_exception");) // Should not reach here return oop_maps; } void Runtime1::generate_unwind_exception(StubAssembler* sasm) { // FP no longer used to find the frame start // on entry, remove_frame() has already been called (restoring FP and LR) // search the exception handler address of the caller (using the return address) __ mov(c_rarg0, Rthread); __ mov(Rexception_pc, LR); __ mov(c_rarg1, LR); __ call_VM_leaf(CAST_FROM_FN_PTR(address, SharedRuntime::exception_handler_for_ret // Exception oop should be still in Rexception_obj and pc in Rexception_pc // Jump to handler __ verify_not_null_oop(Rexception_obj); // JSR292 extension restore_sp_for_method_handle(sasm); __ jump(R0); } OopMapSet* Runtime1::generate_patching(StubAssembler* sasm, address target) { OopMap* oop_map = save_live_registers(sasm); // call the runtime patching routine, returns non-zero if nmethod got deopted. int call_offset = __ call_RT(noreg, noreg, target); OopMapSet* oop_maps = new OopMapSet(); oop_maps->add_gc_map(call_offset, oop_map); DeoptimizationBlob* deopt_blob = SharedRuntime::deopt_blob(); assert(deopt_blob != NULL, "deoptimization blob must have been created"); __ cmp_32(R0, 0); restore_live_registers_except_FP_LR(sasm); __ pop(RegisterSet(FP) | RegisterSet(PC), eq); // Deoptimization needed // TODO: ARM - no need to restore FP & LR because unpack_with_reexecution() stores them bac __ pop(RegisterSet(FP) | RegisterSet(LR)); __ jump(deopt_blob->unpack_with_reexecution(), relocInfo::runtime_call_type, Rtemp); DEBUG_ONLY(STOP("generate_patching");) // Should not reach here return oop_maps; } OopMapSet* Runtime1::generate_code_for(StubID id, StubAssembler* sasm) { const bool must_gc_arguments = true; const bool dont_gc_arguments = false; OopMapSet* oop_maps = NULL; bool save_fpu_registers = HaveVFP; switch (id) { case forward_exception_id: { oop_maps = generate_handle_exception(id, sasm); // does not return on ARM } break; case new_instance_id: case fast_new_instance_id: case fast_new_instance_init_check_id: { const Register result = R0; const Register klass = R1; OopMap* map = save_live_registers(sasm); int call_offset = __ call_RT(result, noreg, CAST_FROM_FN_PTR(address, new_instance), kla oop_maps = new OopMapSet(); oop_maps->add_gc_map(call_offset, map); // MacroAssembler::StoreStore useless (included in the runtime exit path) restore_live_registers_except_R0(sasm); } break; case counter_overflow_id: { OopMap* oop_map = save_live_registers(sasm); __ ldr(R1, Address(SP, arg1_offset)); __ ldr(R2, Address(SP, arg2_offset)); int call_offset = __ call_RT(noreg, noreg, CAST_FROM_FN_PTR(address, counter_overflow), oop_maps = new OopMapSet(); oop_maps->add_gc_map(call_offset, oop_map); restore_live_registers(sasm); } break; case new_type_array_id: case new_object_array_id: { if (id == new_type_array_id) { __ set_info("new_type_array", dont_gc_arguments); } else { __ set_info("new_object_array", dont_gc_arguments); } const Register result = R0; const Register klass = R1; const Register length = R2; OopMap* map = save_live_registers(sasm); int call_offset; if (id == new_type_array_id) { call_offset = __ call_RT(result, noreg, CAST_FROM_FN_PTR(address, new_type_array), klas } else { call_offset = __ call_RT(result, noreg, CAST_FROM_FN_PTR(address, new_object_array), kl } oop_maps = new OopMapSet(); oop_maps->add_gc_map(call_offset, map); // MacroAssembler::StoreStore useless (included in the runtime exit path) restore_live_registers_except_R0(sasm); } break; case new_multi_array_id: { __ set_info("new_multi_array", dont_gc_arguments); // R0: klass // R2: rank // SP: address of 1st dimension const Register result = R0; OopMap* map = save_live_registers(sasm); __ mov(R1, R0); __ add(R3, SP, arg1_offset); int call_offset = __ call_RT(result, noreg, CAST_FROM_FN_PTR(address, new_multi_array), oop_maps = new OopMapSet(); oop_maps->add_gc_map(call_offset, map); // MacroAssembler::StoreStore useless (included in the runtime exit path) restore_live_registers_except_R0(sasm); } break; case register_finalizer_id: { __ set_info("register_finalizer", dont_gc_arguments); // Do not call runtime if JVM_ACC_HAS_FINALIZER flag is not set __ load_klass(Rtemp, R0); __ ldr_u32(Rtemp, Address(Rtemp, Klass::access_flags_offset())); __ tst(Rtemp, JVM_ACC_HAS_FINALIZER); __ bx(LR, eq); // Call VM OopMap* map = save_live_registers(sasm); oop_maps = new OopMapSet(); int call_offset = __ call_RT(noreg, noreg, CAST_FROM_FN_PTR(address, SharedRuntime::register_finalizer), R0); oop_maps->add_gc_map(call_offset, map); restore_live_registers(sasm); } break; case throw_range_check_failed_id: { __ set_info("range_check_failed", dont_gc_arguments); oop_maps = generate_exception_throw(sasm, CAST_FROM_FN_PTR(address, throw_range_chec } break; case throw_index_exception_id: { __ set_info("index_range_check_failed", dont_gc_arguments); oop_maps = generate_exception_throw(sasm, CAST_FROM_FN_PTR(address, throw_index_exce } break; case throw_div0_exception_id: { __ set_info("throw_div0_exception", dont_gc_arguments); oop_maps = generate_exception_throw(sasm, CAST_FROM_FN_PTR(address, throw_div0_excep } break; case throw_null_pointer_exception_id: { __ set_info("throw_null_pointer_exception", dont_gc_arguments); oop_maps = generate_exception_throw(sasm, CAST_FROM_FN_PTR(address, throw_null_point } break; case handle_exception_nofpu_id: case handle_exception_id: { __ set_info("handle_exception", dont_gc_arguments); oop_maps = generate_handle_exception(id, sasm); } break; case handle_exception_from_callee_id: { __ set_info("handle_exception_from_callee", dont_gc_arguments); oop_maps = generate_handle_exception(id, sasm); } break; case unwind_exception_id: { __ set_info("unwind_exception", dont_gc_arguments); generate_unwind_exception(sasm); } break; case throw_array_store_exception_id: { __ set_info("throw_array_store_exception", dont_gc_arguments); oop_maps = generate_exception_throw(sasm, CAST_FROM_FN_PTR(address, throw_array_stor } break; case throw_class_cast_exception_id: { __ set_info("throw_class_cast_exception", dont_gc_arguments); oop_maps = generate_exception_throw(sasm, CAST_FROM_FN_PTR(address, throw_class_cast } break; case throw_incompatible_class_change_error_id: { __ set_info("throw_incompatible_class_cast_exception", dont_gc_arguments); oop_maps = generate_exception_throw(sasm, CAST_FROM_FN_PTR(address, throw_incompatib } break; case slow_subtype_check_id: { // (in) R0 - sub, destroyed, // (in) R1 - super, not changed // (out) R0 - result: 1 if check passed, 0 otherwise __ raw_push(R2, R3, LR); // Load an array of secondary_supers __ ldr(R2, Address(R0, Klass::secondary_supers_offset())); // Length goes to R3 __ ldr_s32(R3, Address(R2, Array<Klass*>::length_offset_in_bytes())); __ add(R2, R2, Array<Klass*>::base_offset_in_bytes()); Label loop, miss; __ bind(loop); __ cbz(R3, miss); __ ldr(LR, Address(R2, wordSize, post_indexed)); __ sub(R3, R3, 1); __ cmp(LR, R1); __ b(loop, ne); // We get here if an equal cache entry is found __ str(R1, Address(R0, Klass::secondary_super_cache_offset())); __ mov(R0, 1); __ raw_pop_and_ret(R2, R3); // A cache entry not found - return false __ bind(miss); __ mov(R0, 0); __ raw_pop_and_ret(R2, R3); } break; case monitorenter_nofpu_id: save_fpu_registers = false; // fall through case monitorenter_id: { __ set_info("monitorenter", dont_gc_arguments); const Register obj = R1; const Register lock = R2; OopMap* map = save_live_registers(sasm, save_fpu_registers); __ ldr(obj, Address(SP, arg1_offset)); __ ldr(lock, Address(SP, arg2_offset)); int call_offset = __ call_RT(noreg, noreg, CAST_FROM_FN_PTR(address, monitorenter), obj, oop_maps = new OopMapSet(); oop_maps->add_gc_map(call_offset, map); restore_live_registers(sasm, save_fpu_registers); } break; case monitorexit_nofpu_id: save_fpu_registers = false; // fall through case monitorexit_id: { __ set_info("monitorexit", dont_gc_arguments); const Register lock = R1; OopMap* map = save_live_registers(sasm, save_fpu_registers); __ ldr(lock, Address(SP, arg1_offset)); int call_offset = __ call_RT(noreg, noreg, CAST_FROM_FN_PTR(address, monitorexit), lock) oop_maps = new OopMapSet(); oop_maps->add_gc_map(call_offset, map); restore_live_registers(sasm, save_fpu_registers); } break; case deoptimize_id: { __ set_info("deoptimize", dont_gc_arguments); OopMap* oop_map = save_live_registers(sasm); const Register trap_request = R1; __ ldr(trap_request, Address(SP, arg1_offset)); int call_offset = __ call_RT(noreg, noreg, CAST_FROM_FN_PTR(address, deoptimize), trap_r oop_maps = new OopMapSet(); oop_maps->add_gc_map(call_offset, oop_map); restore_live_registers_without_return(sasm); DeoptimizationBlob* deopt_blob = SharedRuntime::deopt_blob(); assert(deopt_blob != NULL, "deoptimization blob must have been created"); __ jump(deopt_blob->unpack_with_reexecution(), relocInfo::runtime_call_type, noreg); } break; case access_field_patching_id: { __ set_info("access_field_patching", dont_gc_arguments); oop_maps = generate_patching(sasm, CAST_FROM_FN_PTR(address, access_field_patching)) } break; case load_klass_patching_id: { __ set_info("load_klass_patching", dont_gc_arguments); oop_maps = generate_patching(sasm, CAST_FROM_FN_PTR(address, move_klass_patching)); } break; case load_appendix_patching_id: { __ set_info("load_appendix_patching", dont_gc_arguments); oop_maps = generate_patching(sasm, CAST_FROM_FN_PTR(address, move_appendix_patching) } break; case load_mirror_patching_id: { __ set_info("load_mirror_patching", dont_gc_arguments); oop_maps = generate_patching(sasm, CAST_FROM_FN_PTR(address, move_mirror_patching)); } break; case predicate_failed_trap_id: { __ set_info("predicate_failed_trap", dont_gc_arguments); OopMap* oop_map = save_live_registers(sasm); int call_offset = __ call_RT(noreg, noreg, CAST_FROM_FN_PTR(address, predicate_failed_t oop_maps = new OopMapSet(); oop_maps->add_gc_map(call_offset, oop_map); restore_live_registers_without_return(sasm); DeoptimizationBlob* deopt_blob = SharedRuntime::deopt_blob(); assert(deopt_blob != NULL, "deoptimization blob must have been created"); __ jump(deopt_blob->unpack_with_reexecution(), relocInfo::runtime_call_type, Rtemp); } break; default: { __ set_info("unimplemented entry", dont_gc_arguments); STOP("unimplemented entry"); } break; } return oop_maps; } #undef __ #ifdef __SOFTFP__ const char *Runtime1::pd_name_for_address(address entry) { #define FUNCTION_CASE(a, f) \ if ((intptr_t)a == CAST_FROM_FN_PTR(intptr_t, f)) return #f FUNCTION_CASE(entry, __aeabi_fadd_glibc); FUNCTION_CASE(entry, __aeabi_fmul); FUNCTION_CASE(entry, __aeabi_fsub_glibc); FUNCTION_CASE(entry, __aeabi_fdiv); // __aeabi_XXXX_glibc: Imported code from glibc soft-fp bundle for calculation accuracy imp FUNCTION_CASE(entry, __aeabi_dadd_glibc); FUNCTION_CASE(entry, __aeabi_dmul); FUNCTION_CASE(entry, __aeabi_dsub_glibc); FUNCTION_CASE(entry, __aeabi_ddiv); FUNCTION_CASE(entry, __aeabi_f2d); FUNCTION_CASE(entry, __aeabi_d2f); FUNCTION_CASE(entry, __aeabi_i2f); FUNCTION_CASE(entry, __aeabi_i2d); FUNCTION_CASE(entry, __aeabi_f2iz); FUNCTION_CASE(entry, SharedRuntime::fcmpl); FUNCTION_CASE(entry, SharedRuntime::fcmpg); FUNCTION_CASE(entry, SharedRuntime::dcmpl); FUNCTION_CASE(entry, SharedRuntime::dcmpg); FUNCTION_CASE(entry, SharedRuntime::unordered_fcmplt); FUNCTION_CASE(entry, SharedRuntime::unordered_dcmplt); FUNCTION_CASE(entry, SharedRuntime::unordered_fcmple); FUNCTION_CASE(entry, SharedRuntime::unordered_dcmple); FUNCTION_CASE(entry, SharedRuntime::unordered_fcmpge); FUNCTION_CASE(entry, SharedRuntime::unordered_dcmpge); FUNCTION_CASE(entry, SharedRuntime::unordered_fcmpgt); FUNCTION_CASE(entry, SharedRuntime::unordered_dcmpgt); FUNCTION_CASE(entry, SharedRuntime::fneg); FUNCTION_CASE(entry, SharedRuntime::dneg); FUNCTION_CASE(entry, __aeabi_fcmpeq); FUNCTION_CASE(entry, __aeabi_fcmplt); FUNCTION_CASE(entry, __aeabi_fcmple); FUNCTION_CASE(entry, __aeabi_fcmpge); FUNCTION_CASE(entry, __aeabi_fcmpgt); FUNCTION_CASE(entry, __aeabi_dcmpeq); FUNCTION_CASE(entry, __aeabi_dcmplt); FUNCTION_CASE(entry, __aeabi_dcmple); FUNCTION_CASE(entry, __aeabi_dcmpge); FUNCTION_CASE(entry, __aeabi_dcmpgt); #undef FUNCTION_CASE return ""; } #else // __SOFTFP__ const char *Runtime1::pd_name_for_address(address entry) { return " } #endif // __SOFTFP__ ¤ Dauer der Verarbeitung: 0.32 Sekunden (vorverarbeitet) ¤ |
Haftungshinweis
Die Informationen auf dieser Webseite wurden
nach bestem Wissen sorgfältig zusammengestellt. Es wird jedoch weder Vollständigkeit, noch Richtigkeit,
noch Qualität der bereit gestellten Informationen zugesichert.
Bemerkung:Die farbliche Syntaxdarstellung ist noch experimentell.Bot Zugriff |
