/* SPDX-License-Identifier: MIT
*
* Permission is hereby granted , free of charge , to any person
* obtaining a copy of this software and associated documentation
* files ( the " Software " ) , to deal in the Software without
* restriction , including without limitation the rights to use , copy ,
* modify , merge , publish , distribute , sublicense , and / or sell copies
* of the Software , and to permit persons to whom the Software is
* furnished to do so , subject to the following conditions :
*
* The above copyright notice and this permission notice shall be
* included in all copies or substantial portions of the Software .
*
* THE SOFTWARE IS PROVIDED " AS IS " , WITHOUT WARRANTY OF ANY KIND ,
* EXPRESS OR IMPLIED , INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
* MERCHANTABILITY , FITNESS FOR A PARTICULAR PURPOSE AND
* NONINFRINGEMENT . IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
* BE LIABLE FOR ANY CLAIM , DAMAGES OR OTHER LIABILITY , WHETHER IN AN
* ACTION OF CONTRACT , TORT OR OTHERWISE , ARISING FROM , OUT OF OR IN
* CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
* SOFTWARE .
*
* Copyright :
* 2020 Evan Nemerson < evan @ nemerson . com >
* 2020 Christopher Moore < moore @ free . fr >
*/
#if !defined (SIMDE_ARM_NEON_SHLL_N_H)
#define SIMDE_ARM_NEON_SHLL_N_H
#include "types.h"
/*
* The constant range requirements for the shift amount * n * looks strange .
* The ARM Neon Intrinsics Reference states that for * _ s8 , 0 < < n < < 7 . This
* does not match the actual instruction decoding in the ARM Reference manual ,
* which states that the shift amount " must be equal to the source element width
* in bits " ( ARM DDI 0487 F . b C7 - 1959 ) . So for * _ s8 instructions , * n * must be 8 ,
* for * _ s16 , it must be 16 , and * _ s32 must be 32 ( similarly for unsigned ) .
*/
HEDLEY_DIAGNOSTIC_PUSH
SIMDE_DISABLE_UNWANTED_DIAGNOSTICS
SIMDE_BEGIN_DECLS_
SIMDE_FUNCTION_ATTRIBUTES
simde_int16x8_t
simde_vshll_n_s8 (const simde_int8x8_t a, const int n)
SIMDE_REQUIRE_CONSTANT_RANGE(n, 1 , 7 ) {
simde_int16x8_private r_;
simde_int8x8_private a_ = simde_int8x8_to_private(a);
SIMDE_VECTORIZE
for (size_t i = 0 ; i < (sizeof (r_.values) / sizeof (r_.values[0 ])) ; i++) {
r_.values[i] = HEDLEY_STATIC_CAST(int16_t, HEDLEY_STATIC_CAST(int16_t, a_.values[i]) << n);
}
return simde_int16x8_from_private(r_);
}
#if defined (SIMDE_ARM_NEON_A32V7_NATIVE)
#define simde_vshll_n_s8(a, n) vshll_n_s8((a), (n))
#endif
#if defined (SIMDE_ARM_NEON_A32V7_ENABLE_NATIVE_ALIASES)
#undef vshll_n_s8
#define vshll_n_s8(a, n) simde_vshll_n_s8((a), (n))
#endif
SIMDE_FUNCTION_ATTRIBUTES
simde_int32x4_t
simde_vshll_n_s16 (const simde_int16x4_t a, const int n)
SIMDE_REQUIRE_CONSTANT_RANGE(n, 1 , 15 ) {
simde_int32x4_private r_;
simde_int16x4_private a_ = simde_int16x4_to_private(a);
SIMDE_VECTORIZE
for (size_t i = 0 ; i < (sizeof (r_.values) / sizeof (r_.values[0 ])) ; i++) {
r_.values[i] = HEDLEY_STATIC_CAST(int32_t, a_.values[i]) << n;
}
return simde_int32x4_from_private(r_);
}
#if defined (SIMDE_ARM_NEON_A32V7_NATIVE)
#define simde_vshll_n_s16(a, n) vshll_n_s16((a), (n))
#endif
#if defined (SIMDE_ARM_NEON_A32V7_ENABLE_NATIVE_ALIASES)
#undef vshll_n_s16
#define vshll_n_s16(a, n) simde_vshll_n_s16((a), (n))
#endif
SIMDE_FUNCTION_ATTRIBUTES
simde_int64x2_t
simde_vshll_n_s32 (const simde_int32x2_t a, const int n)
SIMDE_REQUIRE_CONSTANT_RANGE(n, 1 , 31 ) {
simde_int64x2_private r_;
simde_int32x2_private a_ = simde_int32x2_to_private(a);
SIMDE_VECTORIZE
for (size_t i = 0 ; i < (sizeof (r_.values) / sizeof (r_.values[0 ])) ; i++) {
r_.values[i] = HEDLEY_STATIC_CAST(int64_t, a_.values[i]) << n;
}
return simde_int64x2_from_private(r_);
}
#if defined (SIMDE_ARM_NEON_A32V7_NATIVE)
#define simde_vshll_n_s32(a, n) vshll_n_s32((a), (n))
#endif
#if defined (SIMDE_ARM_NEON_A32V7_ENABLE_NATIVE_ALIASES)
#undef vshll_n_s32
#define vshll_n_s32(a, n) simde_vshll_n_s32((a), (n))
#endif
SIMDE_FUNCTION_ATTRIBUTES
simde_uint16x8_t
simde_vshll_n_u8 (const simde_uint8x8_t a, const int n)
SIMDE_REQUIRE_CONSTANT_RANGE(n, 1 , 7 ) {
simde_uint16x8_private r_;
simde_uint8x8_private a_ = simde_uint8x8_to_private(a);
SIMDE_VECTORIZE
for (size_t i = 0 ; i < (sizeof (r_.values) / sizeof (r_.values[0 ])) ; i++) {
r_.values[i] = HEDLEY_STATIC_CAST(uint16_t, HEDLEY_STATIC_CAST(uint16_t, a_.values[i]) << n);
}
return simde_uint16x8_from_private(r_);
}
#if defined (SIMDE_ARM_NEON_A32V7_NATIVE)
#define simde_vshll_n_u8(a, n) vshll_n_u8((a), (n))
#endif
#if defined (SIMDE_ARM_NEON_A32V7_ENABLE_NATIVE_ALIASES)
#undef vshll_n_u8
#define vshll_n_u8(a, n) simde_vshll_n_u8((a), (n))
#endif
SIMDE_FUNCTION_ATTRIBUTES
simde_uint32x4_t
simde_vshll_n_u16 (const simde_uint16x4_t a, const int n)
SIMDE_REQUIRE_CONSTANT_RANGE(n, 1 , 15 ) {
simde_uint32x4_private r_;
simde_uint16x4_private a_ = simde_uint16x4_to_private(a);
SIMDE_VECTORIZE
for (size_t i = 0 ; i < (sizeof (r_.values) / sizeof (r_.values[0 ])) ; i++) {
r_.values[i] = HEDLEY_STATIC_CAST(uint32_t, a_.values[i]) << n;
}
return simde_uint32x4_from_private(r_);
}
#if defined (SIMDE_ARM_NEON_A32V7_NATIVE)
#define simde_vshll_n_u16(a, n) vshll_n_u16((a), (n))
#endif
#if defined (SIMDE_ARM_NEON_A32V7_ENABLE_NATIVE_ALIASES)
#undef vshll_n_u16
#define vshll_n_u16(a, n) simde_vshll_n_u16((a), (n))
#endif
SIMDE_FUNCTION_ATTRIBUTES
simde_uint64x2_t
simde_vshll_n_u32 (const simde_uint32x2_t a, const int n)
SIMDE_REQUIRE_CONSTANT_RANGE(n, 1 , 31 ) {
simde_uint64x2_private r_;
simde_uint32x2_private a_ = simde_uint32x2_to_private(a);
SIMDE_VECTORIZE
for (size_t i = 0 ; i < (sizeof (r_.values) / sizeof (r_.values[0 ])) ; i++) {
r_.values[i] = HEDLEY_STATIC_CAST(uint64_t, a_.values[i]) << n;
}
return simde_uint64x2_from_private(r_);
}
#if defined (SIMDE_ARM_NEON_A32V7_NATIVE)
#define simde_vshll_n_u32(a, n) vshll_n_u32((a), (n))
#endif
#if defined (SIMDE_ARM_NEON_A32V7_ENABLE_NATIVE_ALIASES)
#undef vshll_n_u32
#define vshll_n_u32(a, n) simde_vshll_n_u32((a), (n))
#endif
SIMDE_END_DECLS_
HEDLEY_DIAGNOSTIC_POP
#endif /* !defined(SIMDE_ARM_NEON_SHLL_N_H) */
Messung V0.5 in Prozent C=99 H=100 G=99
¤ Dauer der Verarbeitung: 0.15 Sekunden
(vorverarbeitet am 2026-08-28)
¤
*© Formatika GbR, Deutschland