// SPDX-License-Identifier: GPL-2.0 /* * Microchip AXI PCIe Bridge host controller driver * * Copyright (c) 2018 - 2020 Microchip Corporation. All rights reserved. * * Author: Daire McNamara <daire.mcnamara@microchip.com> #include <linux/align.h>#include <linux/bits.h>#include <linux/bitfield.h>#include <linux/clk.h>#include <linux/irqchip/chained_irq.h>#include <linux/irqdomain.h>#include <linux/log2.h>#include <linux/module.h>#include <linux/msi.h>#include <linux/of_address.h>#include <linux/of_pci.h>#include <linux/pci-ecam.h>#include <linux/platform_device.h>#include <linux/wordpart.h>#include "../../pci.h" #include "../pci-host-common.h" #include "pcie-plda.h" #define MC_MAX_NUM_INBOUND_WINDOWS 8#define MPFS_NC_BOUNCE_ADDR 0x80000000/* PCIe Bridge Phy and Controller Phy offsets */ #define MC_PCIE1_BRIDGE_ADDR 0x00008000u#define MC_PCIE1_CTRL_ADDR 0x0000a000u/* PCIe Controller Phy Regs */ #define SEC_ERROR_EVENT_CNT 0x20#define DED_ERROR_EVENT_CNT 0x24#define SEC_ERROR_INT 0x28#define SEC_ERROR_INT_TX_RAM_SEC_ERR_INT GENMASK(3, 0)#define SEC_ERROR_INT_RX_RAM_SEC_ERR_INT GENMASK(7, 4)#define SEC_ERROR_INT_PCIE2AXI_RAM_SEC_ERR_INT GENMASK(11, 8)#define SEC_ERROR_INT_AXI2PCIE_RAM_SEC_ERR_INT GENMASK(15, 12)#define SEC_ERROR_INT_ALL_RAM_SEC_ERR_INT GENMASK(15, 0)#define NUM_SEC_ERROR_INTS (4)#define SEC_ERROR_INT_MASK 0x2c#define DED_ERROR_INT 0x30#define DED_ERROR_INT_TX_RAM_DED_ERR_INT GENMASK(3, 0)#define DED_ERROR_INT_RX_RAM_DED_ERR_INT GENMASK(7, 4)#define DED_ERROR_INT_PCIE2AXI_RAM_DED_ERR_INT GENMASK(11, 8)#define DED_ERROR_INT_AXI2PCIE_RAM_DED_ERR_INT GENMASK(15, 12)#define DED_ERROR_INT_ALL_RAM_DED_ERR_INT GENMASK(15, 0)#define NUM_DED_ERROR_INTS (4)#define DED_ERROR_INT_MASK 0x34#define ECC_CONTROL 0x38#define ECC_CONTROL_TX_RAM_INJ_ERROR_0 BIT(0)#define ECC_CONTROL_TX_RAM_INJ_ERROR_1 BIT(1)#define ECC_CONTROL_TX_RAM_INJ_ERROR_2 BIT(2)#define ECC_CONTROL_TX_RAM_INJ_ERROR_3 BIT(3)#define ECC_CONTROL_RX_RAM_INJ_ERROR_0 BIT(4)#define ECC_CONTROL_RX_RAM_INJ_ERROR_1 BIT(5)#define ECC_CONTROL_RX_RAM_INJ_ERROR_2 BIT(6)#define ECC_CONTROL_RX_RAM_INJ_ERROR_3 BIT(7)#define ECC_CONTROL_PCIE2AXI_RAM_INJ_ERROR_0 BIT(8)#define ECC_CONTROL_PCIE2AXI_RAM_INJ_ERROR_1 BIT(9)#define ECC_CONTROL_PCIE2AXI_RAM_INJ_ERROR_2 BIT(10)#define ECC_CONTROL_PCIE2AXI_RAM_INJ_ERROR_3 BIT(11)#define ECC_CONTROL_AXI2PCIE_RAM_INJ_ERROR_0 BIT(12)#define ECC_CONTROL_AXI2PCIE_RAM_INJ_ERROR_1 BIT(13)#define ECC_CONTROL_AXI2PCIE_RAM_INJ_ERROR_2 BIT(14)#define ECC_CONTROL_AXI2PCIE_RAM_INJ_ERROR_3 BIT(15)#define ECC_CONTROL_TX_RAM_ECC_BYPASS BIT(24)#define ECC_CONTROL_RX_RAM_ECC_BYPASS BIT(25)#define ECC_CONTROL_PCIE2AXI_RAM_ECC_BYPASS BIT(26)#define ECC_CONTROL_AXI2PCIE_RAM_ECC_BYPASS BIT(27)#define PCIE_EVENT_INT 0x14c#define PCIE_EVENT_INT_L2_EXIT_INT BIT(0)#define PCIE_EVENT_INT_HOTRST_EXIT_INT BIT(1)#define PCIE_EVENT_INT_DLUP_EXIT_INT BIT(2)#define PCIE_EVENT_INT_MASK GENMASK(2, 0)#define PCIE_EVENT_INT_L2_EXIT_INT_MASK BIT(16)#define PCIE_EVENT_INT_HOTRST_EXIT_INT_MASK BIT(17)#define PCIE_EVENT_INT_DLUP_EXIT_INT_MASK BIT(18)#define PCIE_EVENT_INT_ENB_MASK GENMASK(18, 16)#define PCIE_EVENT_INT_ENB_SHIFT 16#define NUM_PCIE_EVENTS (3)/* PCIe Config space MSI capability structure */ #define MC_MSI_CAP_CTRL_OFFSET 0xe0u/* Events */ #define EVENT_PCIE_L2_EXIT 0#define EVENT_PCIE_HOTRST_EXIT 1#define EVENT_PCIE_DLUP_EXIT 2#define EVENT_SEC_TX_RAM_SEC_ERR 3#define EVENT_SEC_RX_RAM_SEC_ERR 4#define EVENT_SEC_PCIE2AXI_RAM_SEC_ERR 5#define EVENT_SEC_AXI2PCIE_RAM_SEC_ERR 6#define EVENT_DED_TX_RAM_DED_ERR 7#define EVENT_DED_RX_RAM_DED_ERR 8#define EVENT_DED_PCIE2AXI_RAM_DED_ERR 9#define EVENT_DED_AXI2PCIE_RAM_DED_ERR 10#define EVENT_LOCAL_DMA_END_ENGINE_0 11#define EVENT_LOCAL_DMA_END_ENGINE_1 12#define EVENT_LOCAL_DMA_ERROR_ENGINE_0 13#define EVENT_LOCAL_DMA_ERROR_ENGINE_1 14#define NUM_MC_EVENTS 15#define EVENT_LOCAL_A_ATR_EVT_POST_ERR (NUM_MC_EVENTS + PLDA_AXI_POST_ERR)#define EVENT_LOCAL_A_ATR_EVT_FETCH_ERR (NUM_MC_EVENTS + PLDA_AXI_FETCH_ERR)#define EVENT_LOCAL_A_ATR_EVT_DISCARD_ERR (NUM_MC_EVENTS + PLDA_AXI_DISCARD_ERR)#define EVENT_LOCAL_A_ATR_EVT_DOORBELL (NUM_MC_EVENTS + PLDA_AXI_DOORBELL)#define EVENT_LOCAL_P_ATR_EVT_POST_ERR (NUM_MC_EVENTS + PLDA_PCIE_POST_ERR)#define EVENT_LOCAL_P_ATR_EVT_FETCH_ERR (NUM_MC_EVENTS + PLDA_PCIE_FETCH_ERR)#define EVENT_LOCAL_P_ATR_EVT_DISCARD_ERR (NUM_MC_EVENTS + PLDA_PCIE_DISCARD_ERR)#define EVENT_LOCAL_P_ATR_EVT_DOORBELL (NUM_MC_EVENTS + PLDA_PCIE_DOORBELL)#define EVENT_LOCAL_PM_MSI_INT_INTX (NUM_MC_EVENTS + PLDA_INTX)#define EVENT_LOCAL_PM_MSI_INT_MSI (NUM_MC_EVENTS + PLDA_MSI)#define EVENT_LOCAL_PM_MSI_INT_AER_EVT (NUM_MC_EVENTS + PLDA_AER_EVENT)#define EVENT_LOCAL_PM_MSI_INT_EVENTS (NUM_MC_EVENTS + PLDA_MISC_EVENTS)#define EVENT_LOCAL_PM_MSI_INT_SYS_ERR (NUM_MC_EVENTS + PLDA_SYS_ERR)#define NUM_EVENTS (NUM_MC_EVENTS + PLDA_INT_EVENT_NUM)#define PCIE_EVENT_CAUSE(x, s) \## x] = { __stringify(x), s }#define SEC_ERROR_CAUSE(x, s) \## x] = { __stringify(x), s }#define DED_ERROR_CAUSE(x, s) \## x] = { __stringify(x), s }#define LOCAL_EVENT_CAUSE(x, s) \## x] = { __stringify(x), s }#define PCIE_EVENT(x) \## x ## _INT , \#define SEC_EVENT(x) \## x ## _INT , \#define DED_EVENT(x) \## x ## _INT , \#define LOCAL_EVENT(x) \## _MASK, \#define PCIE_EVENT_TO_EVENT_MAP(x) \## x ## _INT , EVENT_PCIE_ ## x }#define SEC_ERROR_TO_EVENT_MAP(x) \## x ## _INT , EVENT_SEC_ ## x }#define DED_ERROR_TO_EVENT_MAP(x) \## x ## _INT , EVENT_DED_ ## x }#define LOCAL_STATUS_TO_EVENT_MAP(x) \## _MASK, EVENT_LOCAL_ ## x }struct event_map {struct mc_pcie {struct plda_pcie_rp plda;void __iomem *bridge_base_addr;void __iomem *ctrl_base_addr;struct cause {const char *sym;const char *str;static const struct cause event_cause[NUM_EVENTS] = {"L2 exit event" ),"Hot reset exit event" ),"DLUP exit event" ),"sec error in tx buffer" ),"sec error in rx buffer" ),"sec error in pcie2axi buffer" ),"sec error in axi2pcie buffer" ),"ded error in tx buffer" ),"ded error in rx buffer" ),"ded error in pcie2axi buffer" ),"ded error in axi2pcie buffer" ),"dma engine 0 error" ),"dma engine 1 error" ),"axi write request error" ),"axi read request error" ),"axi read timeout" ),"pcie write request error" ),"pcie read request error" ),"pcie read timeout" ),"aer event" ),"pm/ltr/hotplug event" ),"system error" ),static struct event_map pcie_event_to_event[] = {static struct event_map sec_error_to_event[] = {static struct event_map ded_error_to_event[] = {static struct event_map local_status_to_event[] = {static struct {static char poss_clks[][5] = { "fic0" , "fic1" , "fic2" , "fic3" };static struct mc_pcie *port;static void mc_pcie_enable_msi(struct mc_pcie *port, void __iomem *ecam)struct plda_msi *msi = &port->plda.msi;/* Fixup MSI enable flag */ /* Fixup PCI MSI queue flags */ /* Fixup MSI addr fields */ static inline u32 reg_to_event(u32 reg, struct event_map field)return (reg & field.reg_mask) ? BIT(field.event_bit) : 0;static u32 pcie_events(struct mc_pcie *port)int i;for (i = 0; i < ARRAY_SIZE(pcie_event_to_event); i++)return val;static u32 sec_errors(struct mc_pcie *port)int i;for (i = 0; i < ARRAY_SIZE(sec_error_to_event); i++)return val;static u32 ded_errors(struct mc_pcie *port)int i;for (i = 0; i < ARRAY_SIZE(ded_error_to_event); i++)return val;static u32 local_events(struct mc_pcie *port)int i;for (i = 0; i < ARRAY_SIZE(local_status_to_event); i++)return val;static u32 mc_get_events(struct plda_pcie_rp *port)struct mc_pcie *mc_port = container_of(port, struct mc_pcie, plda);return events;static irqreturn_t mc_event_handler(int irq, void *dev_id)struct plda_pcie_rp *port = dev_id;struct device *dev = port->dev;struct irq_data *data;if (event_cause[data->hwirq].str)"%s\n" , event_cause[data->hwirq].str);else "bad event IRQ %ld\n" , data->hwirq);return IRQ_HANDLED;static void mc_ack_event_irq(struct irq_data *data)struct plda_pcie_rp *port = irq_data_get_irq_chip_data(data);struct mc_pcie *mc_port = container_of(port, struct mc_pcie, plda);void __iomem *addr;if (event_descs[event].offset == ISTATUS_LOCAL)else static void mc_mask_event_irq(struct irq_data *data)struct plda_pcie_rp *port = irq_data_get_irq_chip_data(data);struct mc_pcie *mc_port = container_of(port, struct mc_pcie, plda);void __iomem *addr;if (event_descs[event].offset == ISTATUS_LOCAL)else if (event_descs[event].enb_mask) {if (!event_descs[event].mask_high)if (event_descs[event].mask_high)else static void mc_unmask_event_irq(struct irq_data *data)struct plda_pcie_rp *port = irq_data_get_irq_chip_data(data);struct mc_pcie *mc_port = container_of(port, struct mc_pcie, plda);void __iomem *addr;if (event_descs[event].offset == ISTATUS_LOCAL)else if (event_descs[event].enb_mask)if (event_descs[event].mask_high)if (event_descs[event].enb_mask)if (event_descs[event].mask_high)else static struct irq_chip mc_event_irq_chip = {"Microchip PCIe EVENT" ,static inline void mc_pcie_deinit_clk(void *data)struct clk *clk = data;static inline struct clk *mc_pcie_init_clk(struct device *dev, const char *id)struct clk *clk;int ret;if (IS_ERR(clk))return clk;if (!clk)return clk;if (ret)return ERR_PTR(ret);return clk;static int mc_pcie_init_clks(struct device *dev)int i;struct clk *fic;/* * PCIe may be clocked via Fabric Interface using between 1 and 4 * clocks. Scan DT for clocks and enable them if present for (i = 0; i < ARRAY_SIZE(poss_clks); i++) {if (IS_ERR(fic))return PTR_ERR(fic);return 0;static int mc_request_event_irq(struct plda_pcie_rp *plda, int event_irq,int event)return devm_request_irq(plda->dev, event_irq, mc_event_handler,static const struct plda_event_ops mc_event_ops = {static const struct plda_event mc_event = {static inline void mc_clear_secs(struct mc_pcie *port)static inline void mc_clear_deds(struct mc_pcie *port)static void mc_disable_interrupts(struct mc_pcie *port)/* Ensure ECC bypass is enabled */ /* Disable SEC errors and clear any outstanding */ /* Disable DED errors and clear any outstanding */ /* Disable local interrupts and clear any outstanding */ /* Disable PCIe events and clear any outstanding */ /* Disable host interrupts and clear any outstanding */ static void mc_pcie_setup_inbound_atr(struct mc_pcie *port, int window_index,void __iomem *table_addr = port->bridge_base_addr + table_offset;static int mc_pcie_setup_inbound_ranges(struct platform_device *pdev,struct mc_pcie *port)struct device *dev = &pdev->dev;struct device_node *dn = dev->of_node;struct of_range_parser parser;struct of_range range;int atr_index = 0;/* * MPFS PCIe Root Port is 32-bit only, behind a Fabric Interface * Controller FPGA logic block which contains the AXI-S interface. * * From the point of view of the PCIe Root Port, there are only two * supported Root Port configurations: * * Configuration 1: for use with fully coherent designs; supports a * window from 0x0 (CPU space) to specified PCIe space. * * Configuration 2: for use with non-coherent designs; supports two * 1 GB windows to CPU space; one mapping CPU space 0 to PCIe space * 0x80000000 and a second mapping CPU space 0x40000000 to PCIe * space 0xc0000000. This cfg needs two windows because of how the * MSI space is allocated in the AXI-S range on MPFS. * * The FIC interface outside the PCIe block *must* complete the * inbound address translation as per MCHP MPFS FPGA design * guidelines. if (device_property_read_bool(dev, "dma-noncoherent" )) {/* * Always need same two tables in this case. Need two tables * due to hardware interactions between address and size. else {/* Find any DMA ranges */ if (of_pci_dma_range_parser_init(&parser, dn)) {/* No DMA range property - setup default */ return 0;if (atr_index >= MC_MAX_NUM_INBOUND_WINDOWS) {"too many inbound ranges; %d available tables\n" ,return -EINVAL;return 0;static int mc_platform_init(struct pci_config_window *cfg)struct device *dev = cfg->parent;struct platform_device *pdev = to_platform_device(dev);struct pci_host_bridge *bridge = platform_get_drvdata(pdev);int ret;/* Configure address translation table 0 for PCIe config space */ /* Need some fixups in config space */ /* Configure non-config space outbound ranges */ if (ret)return ret;if (ret)return ret;/* Address translation is up; safe to enable interrupts */ if (ret)return ret;return 0;static int mc_host_probe(struct platform_device *pdev)struct device *dev = &pdev->dev;void __iomem *apb_base_addr;struct plda_pcie_rp *plda;int ret;sizeof (*port), GFP_KERNEL);if (!port)return -ENOMEM;"bridge" );"ctrl" );if (!IS_ERR(port->bridge_base_addr) && !IS_ERR(port->ctrl_base_addr))goto addrs_set;/* * The original, incorrect, binding that lumped the control and * bridge addresses together still needs to be handled by the driver. "apb" );if (IS_ERR(apb_base_addr))return dev_err_probe(dev, PTR_ERR(apb_base_addr),"both legacy apb register and ctrl/bridge regions missing" );/* Allow enabling MSI by disabling MSI-X */ /* Pick num vectors from bitfile programmed onto FPGA fabric */ /* Pick vector address from design */ if (ret) {"failed to get clock resources, error %d\n" , ret);return -ENODEV;return pci_host_common_probe(pdev);static const struct pci_ecam_ops mc_ecam_ops = {static const struct of_device_id mc_pcie_of_match[] = {"microchip,pcie-host-1.0" ,static struct platform_driver mc_pcie_driver = {"microchip-pcie" ,true ,"GPL" );"Microchip PCIe host controller driver" );"Daire McNamara " );
Messung V0.5 C=97 H=95 G=95
¤ Dauer der Verarbeitung: 0.15 Sekunden
(vorverarbeitet)
¤ *© Formatika GbR, Deutschland
