Ziele Untersuchung
mit Columbo Integrität von
Datenbanken Interaktion und
Portierbarkeit Ergonomie der
Schnittstellen

Angebot Produkte Projekt Beratung

Mittel Analytik Modellierung Sprachen Algebra Logik Hardware Denken Kreativität

Zusammenhänge Gesellschaft Wirtschaft Branche Firma


products/Sources/formale Sprachen/C/Linux/sound/soc/mediatek/mt8192/ (Open Source Betriebssystem Version 6.17.9^©) Datei vom 24.10.2025 mit Größe 70 kB

Quelle mt8192-dai-i2s.c Sprache: C

// SPDX-License-Identifier: GPL-2.0
//
// MediaTek ALSA SoC Audio DAI I2S Control
//
// Copyright (c) 2020 MediaTek Inc.
// Author: Shane Chien <shane.chien@mediatek.com>
//

#include <linux/bitops.h>
#include <linux/regmap.h>
#include <sound/pcm_params.h>

#include "mt8192-afe-clk.h"
#include "mt8192-afe-common.h"
#include "mt8192-afe-gpio.h"
#include "mt8192-interconnection.h"

enum {
I2S_FMT_EIAJ = 0,
I2S_FMT_I2S = 1,
};

enum {
I2S_WLEN_16_BIT = 0,
I2S_WLEN_32_BIT = 1,
};

enum {
I2S_HD_NORMAL = 0,
I2S_HD_LOW_JITTER = 1,
};

enum {
I2S1_SEL_O28_O29 = 0,
I2S1_SEL_O03_O04 = 1,
};

enum {
I2S_IN_PAD_CONNSYS = 0,
I2S_IN_PAD_IO_MUX = 1,
};

struct mtk_afe_i2s_priv {
int id;
int rate; /* for determine which apll to use */
int low_jitter_en;

int share_i2s_id;

int mclk_id;
int mclk_rate;
int mclk_apll;
};

static unsigned int get_i2s_wlen(snd_pcm_format_t format)
{
return snd_pcm_format_physical_width(format) <= 16 ?
        I2S_WLEN_16_BIT : I2S_WLEN_32_BIT;
}

#define MTK_AFE_I2S0_KCONTROL_NAME "I2S0_HD_Mux"
#define MTK_AFE_I2S1_KCONTROL_NAME "I2S1_HD_Mux"
#define MTK_AFE_I2S2_KCONTROL_NAME "I2S2_HD_Mux"
#define MTK_AFE_I2S3_KCONTROL_NAME "I2S3_HD_Mux"
#define MTK_AFE_I2S5_KCONTROL_NAME "I2S5_HD_Mux"
#define MTK_AFE_I2S6_KCONTROL_NAME "I2S6_HD_Mux"
#define MTK_AFE_I2S7_KCONTROL_NAME "I2S7_HD_Mux"
#define MTK_AFE_I2S8_KCONTROL_NAME "I2S8_HD_Mux"
#define MTK_AFE_I2S9_KCONTROL_NAME "I2S9_HD_Mux"

#define I2S0_HD_EN_W_NAME "I2S0_HD_EN"
#define I2S1_HD_EN_W_NAME "I2S1_HD_EN"
#define I2S2_HD_EN_W_NAME "I2S2_HD_EN"
#define I2S3_HD_EN_W_NAME "I2S3_HD_EN"
#define I2S5_HD_EN_W_NAME "I2S5_HD_EN"
#define I2S6_HD_EN_W_NAME "I2S6_HD_EN"
#define I2S7_HD_EN_W_NAME "I2S7_HD_EN"
#define I2S8_HD_EN_W_NAME "I2S8_HD_EN"
#define I2S9_HD_EN_W_NAME "I2S9_HD_EN"

#define I2S0_MCLK_EN_W_NAME "I2S0_MCLK_EN"
#define I2S1_MCLK_EN_W_NAME "I2S1_MCLK_EN"
#define I2S2_MCLK_EN_W_NAME "I2S2_MCLK_EN"
#define I2S3_MCLK_EN_W_NAME "I2S3_MCLK_EN"
#define I2S5_MCLK_EN_W_NAME "I2S5_MCLK_EN"
#define I2S6_MCLK_EN_W_NAME "I2S6_MCLK_EN"
#define I2S7_MCLK_EN_W_NAME "I2S7_MCLK_EN"
#define I2S8_MCLK_EN_W_NAME "I2S8_MCLK_EN"
#define I2S9_MCLK_EN_W_NAME "I2S9_MCLK_EN"

static int get_i2s_id_by_name(struct mtk_base_afe *afe,
         const char *name)
{
if (strncmp(name, "I2S0", 4) == 0)
  return MT8192_DAI_I2S_0;
else if (strncmp(name, "I2S1", 4) == 0)
  return MT8192_DAI_I2S_1;
else if (strncmp(name, "I2S2", 4) == 0)
  return MT8192_DAI_I2S_2;
else if (strncmp(name, "I2S3", 4) == 0)
  return MT8192_DAI_I2S_3;
else if (strncmp(name, "I2S5", 4) == 0)
  return MT8192_DAI_I2S_5;
else if (strncmp(name, "I2S6", 4) == 0)
  return MT8192_DAI_I2S_6;
else if (strncmp(name, "I2S7", 4) == 0)
  return MT8192_DAI_I2S_7;
else if (strncmp(name, "I2S8", 4) == 0)
  return MT8192_DAI_I2S_8;
else if (strncmp(name, "I2S9", 4) == 0)
  return MT8192_DAI_I2S_9;
else
  return -EINVAL;
}

static struct mtk_afe_i2s_priv *get_i2s_priv_by_name(struct mtk_base_afe *afe,
           const char *name)
{
struct mt8192_afe_private *afe_priv = afe->platform_priv;
int dai_id = get_i2s_id_by_name(afe, name);

if (dai_id < 0)
  return NULL;

return afe_priv->dai_priv[dai_id];
}

/* low jitter control */
static const char * const mt8192_i2s_hd_str[] = {
"Normal", "Low_Jitter"
};

static SOC_ENUM_SINGLE_EXT_DECL(mt8192_i2s_enum, mt8192_i2s_hd_str);

static int mt8192_i2s_hd_get(struct snd_kcontrol *kcontrol,
        struct snd_ctl_elem_value *ucontrol)
{
struct snd_soc_component *cmpnt = snd_soc_kcontrol_component(kcontrol);
struct mtk_base_afe *afe = snd_soc_component_get_drvdata(cmpnt);
struct mtk_afe_i2s_priv *i2s_priv;

i2s_priv = get_i2s_priv_by_name(afe, kcontrol->id.name);

if (!i2s_priv) {
  dev_warn(afe->dev, "%s(), i2s_priv == NULL", __func__);
  return -EINVAL;
}

ucontrol->value.integer.value[0] = i2s_priv->low_jitter_en;

return 0;
}

static int mt8192_i2s_hd_set(struct snd_kcontrol *kcontrol,
        struct snd_ctl_elem_value *ucontrol)
{
struct snd_soc_component *cmpnt = snd_soc_kcontrol_component(kcontrol);
struct mtk_base_afe *afe = snd_soc_component_get_drvdata(cmpnt);
struct mtk_afe_i2s_priv *i2s_priv;
struct soc_enum *e = (struct soc_enum *)kcontrol->private_value;
int hd_en;

if (ucontrol->value.enumerated.item[0] >= e->items)
  return -EINVAL;

hd_en = ucontrol->value.integer.value[0];

dev_dbg(afe->dev, "%s(), kcontrol name %s, hd_en %d\n",
  __func__, kcontrol->id.name, hd_en);

i2s_priv = get_i2s_priv_by_name(afe, kcontrol->id.name);

if (!i2s_priv) {
  dev_warn(afe->dev, "%s(), i2s_priv == NULL", __func__);
  return -EINVAL;
}

i2s_priv->low_jitter_en = hd_en;

return 0;
}

static const struct snd_kcontrol_new mtk_dai_i2s_controls[] = {
SOC_ENUM_EXT(MTK_AFE_I2S0_KCONTROL_NAME, mt8192_i2s_enum,
       mt8192_i2s_hd_get, mt8192_i2s_hd_set),
SOC_ENUM_EXT(MTK_AFE_I2S1_KCONTROL_NAME, mt8192_i2s_enum,
       mt8192_i2s_hd_get, mt8192_i2s_hd_set),
SOC_ENUM_EXT(MTK_AFE_I2S2_KCONTROL_NAME, mt8192_i2s_enum,
       mt8192_i2s_hd_get, mt8192_i2s_hd_set),
SOC_ENUM_EXT(MTK_AFE_I2S3_KCONTROL_NAME, mt8192_i2s_enum,
       mt8192_i2s_hd_get, mt8192_i2s_hd_set),
SOC_ENUM_EXT(MTK_AFE_I2S5_KCONTROL_NAME, mt8192_i2s_enum,
       mt8192_i2s_hd_get, mt8192_i2s_hd_set),
SOC_ENUM_EXT(MTK_AFE_I2S6_KCONTROL_NAME, mt8192_i2s_enum,
       mt8192_i2s_hd_get, mt8192_i2s_hd_set),
SOC_ENUM_EXT(MTK_AFE_I2S7_KCONTROL_NAME, mt8192_i2s_enum,
       mt8192_i2s_hd_get, mt8192_i2s_hd_set),
SOC_ENUM_EXT(MTK_AFE_I2S8_KCONTROL_NAME, mt8192_i2s_enum,
       mt8192_i2s_hd_get, mt8192_i2s_hd_set),
SOC_ENUM_EXT(MTK_AFE_I2S9_KCONTROL_NAME, mt8192_i2s_enum,
       mt8192_i2s_hd_get, mt8192_i2s_hd_set),
};

/* dai component */
/* i2s virtual mux to output widget */
static const char * const i2s_mux_map[] = {
"Normal", "Dummy_Widget",
};

static int i2s_mux_map_value[] = {
0, 1,
};

static SOC_VALUE_ENUM_SINGLE_AUTODISABLE_DECL(i2s_mux_map_enum,
           SND_SOC_NOPM,
           0,
           1,
           i2s_mux_map,
           i2s_mux_map_value);

static const struct snd_kcontrol_new i2s0_in_mux_control =
SOC_DAPM_ENUM("I2S0 In Select", i2s_mux_map_enum);

static const struct snd_kcontrol_new i2s8_in_mux_control =
SOC_DAPM_ENUM("I2S8 In Select", i2s_mux_map_enum);

static const struct snd_kcontrol_new i2s1_out_mux_control =
SOC_DAPM_ENUM("I2S1 Out Select", i2s_mux_map_enum);

static const struct snd_kcontrol_new i2s3_out_mux_control =
SOC_DAPM_ENUM("I2S3 Out Select", i2s_mux_map_enum);

static const struct snd_kcontrol_new i2s5_out_mux_control =
SOC_DAPM_ENUM("I2S5 Out Select", i2s_mux_map_enum);

static const struct snd_kcontrol_new i2s7_out_mux_control =
SOC_DAPM_ENUM("I2S7 Out Select", i2s_mux_map_enum);

static const struct snd_kcontrol_new i2s9_out_mux_control =
SOC_DAPM_ENUM("I2S9 Out Select", i2s_mux_map_enum);

/* Tinyconn Mux */
enum {
TINYCONN_CH1_MUX_DL1 = 0x0,
TINYCONN_CH2_MUX_DL1 = 0x1,
TINYCONN_CH1_MUX_DL12 = 0x2,
TINYCONN_CH2_MUX_DL12 = 0x3,
TINYCONN_CH1_MUX_DL2 = 0x4,
TINYCONN_CH2_MUX_DL2 = 0x5,
TINYCONN_CH1_MUX_DL3 = 0x6,
TINYCONN_CH2_MUX_DL3 = 0x7,
TINYCONN_MUX_NONE = 0x1f,
};

static const char * const tinyconn_mux_map[] = {
"NONE",
"DL1_CH1",
"DL1_CH2",
"DL12_CH1",
"DL12_CH2",
"DL2_CH1",
"DL2_CH2",
"DL3_CH1",
"DL3_CH2",
};

static int tinyconn_mux_map_value[] = {
TINYCONN_MUX_NONE,
TINYCONN_CH1_MUX_DL1,
TINYCONN_CH2_MUX_DL1,
TINYCONN_CH1_MUX_DL12,
TINYCONN_CH2_MUX_DL12,
TINYCONN_CH1_MUX_DL2,
TINYCONN_CH2_MUX_DL2,
TINYCONN_CH1_MUX_DL3,
TINYCONN_CH2_MUX_DL3,
};

static SOC_VALUE_ENUM_SINGLE_DECL(i2s1_tinyconn_ch1_mux_map_enum,
      AFE_TINY_CONN5,
      O_20_CFG_SFT,
      O_20_CFG_MASK,
      tinyconn_mux_map,
      tinyconn_mux_map_value);
static const struct snd_kcontrol_new i2s1_tinyconn_ch1_mux_control =
SOC_DAPM_ENUM("i2s1 ch1 tinyconn Select",
        i2s1_tinyconn_ch1_mux_map_enum);

static SOC_VALUE_ENUM_SINGLE_DECL(i2s1_tinyconn_ch2_mux_map_enum,
      AFE_TINY_CONN5,
      O_21_CFG_SFT,
      O_21_CFG_MASK,
      tinyconn_mux_map,
      tinyconn_mux_map_value);
static const struct snd_kcontrol_new i2s1_tinyconn_ch2_mux_control =
SOC_DAPM_ENUM("i2s1 ch2 tinyconn Select",
        i2s1_tinyconn_ch2_mux_map_enum);

static SOC_VALUE_ENUM_SINGLE_DECL(i2s3_tinyconn_ch1_mux_map_enum,
      AFE_TINY_CONN5,
      O_22_CFG_SFT,
      O_22_CFG_MASK,
      tinyconn_mux_map,
      tinyconn_mux_map_value);
static const struct snd_kcontrol_new i2s3_tinyconn_ch1_mux_control =
SOC_DAPM_ENUM("i2s3 ch1 tinyconn Select",
        i2s3_tinyconn_ch1_mux_map_enum);

static SOC_VALUE_ENUM_SINGLE_DECL(i2s3_tinyconn_ch2_mux_map_enum,
      AFE_TINY_CONN5,
      O_23_CFG_SFT,
      O_23_CFG_MASK,
      tinyconn_mux_map,
      tinyconn_mux_map_value);
static const struct snd_kcontrol_new i2s3_tinyconn_ch2_mux_control =
SOC_DAPM_ENUM("i2s3 ch2 tinyconn Select",
        i2s3_tinyconn_ch2_mux_map_enum);

/* i2s in lpbk */
static const char * const i2s_lpbk_mux_map[] = {
"Normal", "Lpbk",
};

static int i2s_lpbk_mux_map_value[] = {
0, 1,
};

static SOC_VALUE_ENUM_SINGLE_AUTODISABLE_DECL(i2s0_lpbk_mux_map_enum,
           AFE_I2S_CON,
           I2S_LOOPBACK_SFT,
           1,
           i2s_lpbk_mux_map,
           i2s_lpbk_mux_map_value);

static const struct snd_kcontrol_new i2s0_lpbk_mux_control =
SOC_DAPM_ENUM("I2S Lpbk Select", i2s0_lpbk_mux_map_enum);

static SOC_VALUE_ENUM_SINGLE_AUTODISABLE_DECL(i2s2_lpbk_mux_map_enum,
           AFE_I2S_CON2,
           I2S3_LOOPBACK_SFT,
           1,
           i2s_lpbk_mux_map,
           i2s_lpbk_mux_map_value);

static const struct snd_kcontrol_new i2s2_lpbk_mux_control =
SOC_DAPM_ENUM("I2S Lpbk Select", i2s2_lpbk_mux_map_enum);

/* interconnection */
static const struct snd_kcontrol_new mtk_i2s3_ch1_mix[] = {
SOC_DAPM_SINGLE_AUTODISABLE("DL1_CH1", AFE_CONN0, I_DL1_CH1, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL2_CH1", AFE_CONN0, I_DL2_CH1, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL3_CH1", AFE_CONN0, I_DL3_CH1, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL12_CH1", AFE_CONN0, I_DL12_CH1, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL6_CH1", AFE_CONN0_1, I_DL6_CH1, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL4_CH1", AFE_CONN0_1, I_DL4_CH1, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL5_CH1", AFE_CONN0_1, I_DL5_CH1, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL8_CH1", AFE_CONN0_1, I_DL8_CH1, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL9_CH1", AFE_CONN0_1, I_DL9_CH1, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("GAIN1_OUT_CH1", AFE_CONN0,
        I_GAIN1_OUT_CH1, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("ADDA_UL_CH1", AFE_CONN0,
        I_ADDA_UL_CH1, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("ADDA_UL_CH2", AFE_CONN0,
        I_ADDA_UL_CH2, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("ADDA_UL_CH3", AFE_CONN0,
        I_ADDA_UL_CH3, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("PCM_1_CAP_CH1", AFE_CONN0,
        I_PCM_1_CAP_CH1, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("PCM_2_CAP_CH1", AFE_CONN0,
        I_PCM_2_CAP_CH1, 1, 0),
};

static const struct snd_kcontrol_new mtk_i2s3_ch2_mix[] = {
SOC_DAPM_SINGLE_AUTODISABLE("DL1_CH2", AFE_CONN1, I_DL1_CH2, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL2_CH2", AFE_CONN1, I_DL2_CH2, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL3_CH2", AFE_CONN1, I_DL3_CH2, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL12_CH2", AFE_CONN1, I_DL12_CH2, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL6_CH2", AFE_CONN1_1, I_DL6_CH2, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL4_CH2", AFE_CONN1_1, I_DL4_CH2, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL5_CH2", AFE_CONN1_1, I_DL5_CH2, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL8_CH2", AFE_CONN1_1, I_DL8_CH2, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL9_CH2", AFE_CONN1_1, I_DL9_CH2, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("GAIN1_OUT_CH2", AFE_CONN1,
        I_GAIN1_OUT_CH2, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("ADDA_UL_CH1", AFE_CONN1,
        I_ADDA_UL_CH1, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("ADDA_UL_CH2", AFE_CONN1,
        I_ADDA_UL_CH2, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("ADDA_UL_CH3", AFE_CONN1,
        I_ADDA_UL_CH3, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("PCM_1_CAP_CH1", AFE_CONN1,
        I_PCM_1_CAP_CH1, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("PCM_2_CAP_CH1", AFE_CONN1,
        I_PCM_2_CAP_CH1, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("PCM_1_CAP_CH2", AFE_CONN1,
        I_PCM_1_CAP_CH2, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("PCM_2_CAP_CH2", AFE_CONN1,
        I_PCM_2_CAP_CH2, 1, 0),
};

static const struct snd_kcontrol_new mtk_i2s1_ch1_mix[] = {
SOC_DAPM_SINGLE_AUTODISABLE("DL1_CH1", AFE_CONN28, I_DL1_CH1, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL2_CH1", AFE_CONN28, I_DL2_CH1, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL3_CH1", AFE_CONN28, I_DL3_CH1, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL12_CH1", AFE_CONN28, I_DL12_CH1, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL6_CH1", AFE_CONN28_1, I_DL6_CH1, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL4_CH1", AFE_CONN28_1, I_DL4_CH1, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL5_CH1", AFE_CONN28_1, I_DL5_CH1, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL8_CH1", AFE_CONN28_1, I_DL8_CH1, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL9_CH1", AFE_CONN28_1, I_DL9_CH1, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("GAIN1_OUT_CH1", AFE_CONN28,
        I_GAIN1_OUT_CH1, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("ADDA_UL_CH1", AFE_CONN28,
        I_ADDA_UL_CH1, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("PCM_1_CAP_CH1", AFE_CONN28,
        I_PCM_1_CAP_CH1, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("PCM_2_CAP_CH1", AFE_CONN28,
        I_PCM_2_CAP_CH1, 1, 0),
};

static const struct snd_kcontrol_new mtk_i2s1_ch2_mix[] = {
SOC_DAPM_SINGLE_AUTODISABLE("DL1_CH2", AFE_CONN29, I_DL1_CH2, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL2_CH2", AFE_CONN29, I_DL2_CH2, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL3_CH2", AFE_CONN29, I_DL3_CH2, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL12_CH2", AFE_CONN29, I_DL12_CH2, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL6_CH2", AFE_CONN29_1, I_DL6_CH2, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL4_CH2", AFE_CONN29_1, I_DL4_CH2, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL5_CH2", AFE_CONN29_1, I_DL5_CH2, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL8_CH2", AFE_CONN29_1, I_DL8_CH2, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL9_CH2", AFE_CONN29_1, I_DL9_CH2, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("GAIN1_OUT_CH2", AFE_CONN29,
        I_GAIN1_OUT_CH2, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("ADDA_UL_CH2", AFE_CONN29,
        I_ADDA_UL_CH2, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("PCM_1_CAP_CH1", AFE_CONN29,
        I_PCM_1_CAP_CH1, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("PCM_2_CAP_CH1", AFE_CONN29,
        I_PCM_2_CAP_CH1, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("PCM_1_CAP_CH2", AFE_CONN29,
        I_PCM_1_CAP_CH2, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("PCM_2_CAP_CH2", AFE_CONN29,
        I_PCM_2_CAP_CH2, 1, 0),
};

static const struct snd_kcontrol_new mtk_i2s5_ch1_mix[] = {
SOC_DAPM_SINGLE_AUTODISABLE("DL1_CH1", AFE_CONN30, I_DL1_CH1, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL2_CH1", AFE_CONN30, I_DL2_CH1, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL3_CH1", AFE_CONN30, I_DL3_CH1, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL12_CH1", AFE_CONN30, I_DL12_CH1, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL6_CH1", AFE_CONN30_1, I_DL6_CH1, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL4_CH1", AFE_CONN30_1, I_DL4_CH1, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL5_CH1", AFE_CONN30_1, I_DL5_CH1, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL8_CH1", AFE_CONN30_1, I_DL8_CH1, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL9_CH1", AFE_CONN30_1, I_DL9_CH1, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("GAIN1_OUT_CH1", AFE_CONN30,
        I_GAIN1_OUT_CH1, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("ADDA_UL_CH1", AFE_CONN30,
        I_ADDA_UL_CH1, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("PCM_1_CAP_CH1", AFE_CONN30,
        I_PCM_1_CAP_CH1, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("PCM_2_CAP_CH1", AFE_CONN30,
        I_PCM_2_CAP_CH1, 1, 0),
};

static const struct snd_kcontrol_new mtk_i2s5_ch2_mix[] = {
SOC_DAPM_SINGLE_AUTODISABLE("DL1_CH2", AFE_CONN31, I_DL1_CH2, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL2_CH2", AFE_CONN31, I_DL2_CH2, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL3_CH2", AFE_CONN31, I_DL3_CH2, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL12_CH2", AFE_CONN31, I_DL12_CH2, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL6_CH2", AFE_CONN31_1, I_DL6_CH2, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL4_CH2", AFE_CONN31_1, I_DL4_CH2, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL5_CH2", AFE_CONN31_1, I_DL5_CH2, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL8_CH2", AFE_CONN31_1, I_DL8_CH2, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL9_CH2", AFE_CONN31_1, I_DL9_CH2, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("GAIN1_OUT_CH2", AFE_CONN31,
        I_GAIN1_OUT_CH2, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("ADDA_UL_CH2", AFE_CONN31,
        I_ADDA_UL_CH2, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("PCM_1_CAP_CH1", AFE_CONN31,
        I_PCM_1_CAP_CH1, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("PCM_2_CAP_CH1", AFE_CONN31,
        I_PCM_2_CAP_CH1, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("PCM_1_CAP_CH2", AFE_CONN31,
        I_PCM_1_CAP_CH2, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("PCM_2_CAP_CH2", AFE_CONN31,
        I_PCM_2_CAP_CH2, 1, 0),
};

static const struct snd_kcontrol_new mtk_i2s7_ch1_mix[] = {
SOC_DAPM_SINGLE_AUTODISABLE("DL1_CH1", AFE_CONN54, I_DL1_CH1, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL2_CH1", AFE_CONN54, I_DL2_CH1, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL3_CH1", AFE_CONN54, I_DL3_CH1, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL12_CH1", AFE_CONN54, I_DL12_CH1, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL6_CH1", AFE_CONN54_1, I_DL6_CH1, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL4_CH1", AFE_CONN54_1, I_DL4_CH1, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL5_CH1", AFE_CONN54_1, I_DL5_CH1, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL9_CH1", AFE_CONN54_1, I_DL9_CH1, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("GAIN1_OUT_CH1", AFE_CONN54,
        I_GAIN1_OUT_CH1, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("ADDA_UL_CH1", AFE_CONN54,
        I_ADDA_UL_CH1, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("PCM_1_CAP_CH1", AFE_CONN54,
        I_PCM_1_CAP_CH1, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("PCM_2_CAP_CH1", AFE_CONN54,
        I_PCM_2_CAP_CH1, 1, 0),
};

static const struct snd_kcontrol_new mtk_i2s7_ch2_mix[] = {
SOC_DAPM_SINGLE_AUTODISABLE("DL1_CH2", AFE_CONN55, I_DL1_CH2, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL2_CH2", AFE_CONN55, I_DL2_CH2, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL3_CH2", AFE_CONN55, I_DL3_CH2, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL12_CH2", AFE_CONN55, I_DL12_CH2, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL6_CH2", AFE_CONN55_1, I_DL6_CH2, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL4_CH2", AFE_CONN55_1, I_DL4_CH2, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL5_CH2", AFE_CONN55_1, I_DL5_CH2, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL9_CH2", AFE_CONN55_1, I_DL9_CH2, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("GAIN1_OUT_CH2", AFE_CONN55,
        I_GAIN1_OUT_CH2, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("ADDA_UL_CH2", AFE_CONN55,
        I_ADDA_UL_CH2, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("PCM_1_CAP_CH1", AFE_CONN55,
        I_PCM_1_CAP_CH1, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("PCM_2_CAP_CH1", AFE_CONN55,
        I_PCM_2_CAP_CH1, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("PCM_1_CAP_CH2", AFE_CONN55,
        I_PCM_1_CAP_CH2, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("PCM_2_CAP_CH2", AFE_CONN55,
        I_PCM_2_CAP_CH2, 1, 0),
};

static const struct snd_kcontrol_new mtk_i2s9_ch1_mix[] = {
SOC_DAPM_SINGLE_AUTODISABLE("DL1_CH1", AFE_CONN56, I_DL1_CH1, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL2_CH1", AFE_CONN56, I_DL2_CH1, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL3_CH1", AFE_CONN56, I_DL3_CH1, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL12_CH1", AFE_CONN56, I_DL12_CH1, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL6_CH1", AFE_CONN56_1, I_DL6_CH1, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL4_CH1", AFE_CONN56_1, I_DL4_CH1, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL5_CH1", AFE_CONN56_1, I_DL5_CH1, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL8_CH1", AFE_CONN56_1, I_DL8_CH1, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL9_CH1", AFE_CONN56_1, I_DL9_CH1, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("GAIN1_OUT_CH1", AFE_CONN56,
        I_GAIN1_OUT_CH1, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("ADDA_UL_CH1", AFE_CONN56,
        I_ADDA_UL_CH1, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("PCM_1_CAP_CH1", AFE_CONN56,
        I_PCM_1_CAP_CH1, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("PCM_2_CAP_CH1", AFE_CONN56,
        I_PCM_2_CAP_CH1, 1, 0),
};

static const struct snd_kcontrol_new mtk_i2s9_ch2_mix[] = {
SOC_DAPM_SINGLE_AUTODISABLE("DL1_CH2", AFE_CONN57, I_DL1_CH2, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL2_CH2", AFE_CONN57, I_DL2_CH2, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL3_CH2", AFE_CONN57, I_DL3_CH2, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL12_CH2", AFE_CONN57, I_DL12_CH2, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL6_CH2", AFE_CONN57_1, I_DL6_CH2, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL4_CH2", AFE_CONN57_1, I_DL4_CH2, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL5_CH2", AFE_CONN57_1, I_DL5_CH2, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL8_CH2", AFE_CONN57_1, I_DL8_CH2, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("DL9_CH2", AFE_CONN57_1, I_DL9_CH2, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("GAIN1_OUT_CH2", AFE_CONN57,
        I_GAIN1_OUT_CH2, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("ADDA_UL_CH2", AFE_CONN57,
        I_ADDA_UL_CH2, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("PCM_1_CAP_CH1", AFE_CONN57,
        I_PCM_1_CAP_CH1, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("PCM_2_CAP_CH1", AFE_CONN57,
        I_PCM_2_CAP_CH1, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("PCM_1_CAP_CH2", AFE_CONN57,
        I_PCM_1_CAP_CH2, 1, 0),
SOC_DAPM_SINGLE_AUTODISABLE("PCM_2_CAP_CH2", AFE_CONN57,
        I_PCM_2_CAP_CH2, 1, 0),
};

enum {
SUPPLY_SEQ_APLL,
SUPPLY_SEQ_I2S_MCLK_EN,
SUPPLY_SEQ_I2S_HD_EN,
SUPPLY_SEQ_I2S_EN,
};

static int mtk_i2s_en_event(struct snd_soc_dapm_widget *w,
       struct snd_kcontrol *kcontrol,
       int event)
{
struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
struct mtk_base_afe *afe = snd_soc_component_get_drvdata(cmpnt);
struct mtk_afe_i2s_priv *i2s_priv;

i2s_priv = get_i2s_priv_by_name(afe, w->name);

if (!i2s_priv) {
  dev_warn(afe->dev, "%s(), i2s_priv == NULL", __func__);
  return -EINVAL;
}

dev_dbg(cmpnt->dev, "%s(), name %s, event 0x%x\n",
  __func__, w->name, event);

switch (event) {
case SND_SOC_DAPM_PRE_PMU:
  mt8192_afe_gpio_request(afe->dev, true, i2s_priv->id, 0);
  break;
case SND_SOC_DAPM_POST_PMD:
  mt8192_afe_gpio_request(afe->dev, false, i2s_priv->id, 0);
  break;
default:
  break;
}

return 0;
}

static int mtk_apll_event(struct snd_soc_dapm_widget *w,
     struct snd_kcontrol *kcontrol,
     int event)
{
struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
struct mtk_base_afe *afe = snd_soc_component_get_drvdata(cmpnt);

dev_dbg(cmpnt->dev, "%s(), name %s, event 0x%x\n",
  __func__, w->name, event);

switch (event) {
case SND_SOC_DAPM_PRE_PMU:
  if (snd_soc_dapm_widget_name_cmp(w, APLL1_W_NAME) == 0)
   mt8192_apll1_enable(afe);
  else
   mt8192_apll2_enable(afe);
  break;
case SND_SOC_DAPM_POST_PMD:
  if (snd_soc_dapm_widget_name_cmp(w, APLL1_W_NAME) == 0)
   mt8192_apll1_disable(afe);
  else
   mt8192_apll2_disable(afe);
  break;
default:
  break;
}

return 0;
}

static int i2s_out_tinyconn_event(struct snd_soc_dapm_widget *w,
      struct snd_kcontrol *kcontrol,
      int event)
{
struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
struct mtk_base_afe *afe = snd_soc_component_get_drvdata(cmpnt);
unsigned int reg;
unsigned int reg_shift;
unsigned int reg_mask_shift;

dev_dbg(afe->dev, "%s(), event 0x%x\n", __func__, event);

if (strstr(w->name, "I2S1")) {
  reg = AFE_I2S_CON1;
  reg_shift = I2S2_32BIT_EN_SFT;
  reg_mask_shift = I2S2_32BIT_EN_MASK_SFT;
} else if (strstr(w->name, "I2S3")) {
  reg = AFE_I2S_CON3;
  reg_shift = I2S4_32BIT_EN_SFT;
  reg_mask_shift = I2S4_32BIT_EN_MASK_SFT;
} else if (strstr(w->name, "I2S5")) {
  reg = AFE_I2S_CON4;
  reg_shift = I2S5_32BIT_EN_SFT;
  reg_mask_shift = I2S5_32BIT_EN_MASK_SFT;
} else if (strstr(w->name, "I2S7")) {
  reg = AFE_I2S_CON7;
  reg_shift = I2S7_32BIT_EN_SFT;
  reg_mask_shift = I2S7_32BIT_EN_MASK_SFT;
} else if (strstr(w->name, "I2S9")) {
  reg = AFE_I2S_CON9;
  reg_shift = I2S9_32BIT_EN_SFT;
  reg_mask_shift = I2S9_32BIT_EN_MASK_SFT;
} else {
  reg = AFE_I2S_CON1;
  reg_shift = I2S2_32BIT_EN_SFT;
  reg_mask_shift = I2S2_32BIT_EN_MASK_SFT;
  dev_warn(afe->dev, "%s(), error widget name %s, use i2s1\n",
    __func__, w->name);
}

switch (event) {
case SND_SOC_DAPM_PRE_PMU:
  regmap_update_bits(afe->regmap, reg, reg_mask_shift,
       0x1 << reg_shift);
  break;
case SND_SOC_DAPM_PRE_PMD:
  regmap_update_bits(afe->regmap, reg, reg_mask_shift,
       0x0 << reg_shift);
  break;
default:
  break;
}

return 0;
}

static int mtk_mclk_en_event(struct snd_soc_dapm_widget *w,
        struct snd_kcontrol *kcontrol,
        int event)
{
struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
struct mtk_base_afe *afe = snd_soc_component_get_drvdata(cmpnt);
struct mtk_afe_i2s_priv *i2s_priv;

dev_dbg(cmpnt->dev, "%s(), name %s, event 0x%x\n",
  __func__, w->name, event);

i2s_priv = get_i2s_priv_by_name(afe, w->name);
if (!i2s_priv) {
  dev_warn(afe->dev, "%s(), i2s_priv == NULL", __func__);
  return -EINVAL;
}

switch (event) {
case SND_SOC_DAPM_PRE_PMU:
  mt8192_mck_enable(afe, i2s_priv->mclk_id, i2s_priv->mclk_rate);
  break;
case SND_SOC_DAPM_POST_PMD:
  i2s_priv->mclk_rate = 0;
  mt8192_mck_disable(afe, i2s_priv->mclk_id);
  break;
default:
  break;
}

return 0;
}

static const struct snd_soc_dapm_widget mtk_dai_i2s_widgets[] = {
SND_SOC_DAPM_INPUT("CONNSYS"),

SND_SOC_DAPM_MIXER("I2S1_CH1", SND_SOC_NOPM, 0, 0,
      mtk_i2s1_ch1_mix,
      ARRAY_SIZE(mtk_i2s1_ch1_mix)),
SND_SOC_DAPM_MIXER("I2S1_CH2", SND_SOC_NOPM, 0, 0,
      mtk_i2s1_ch2_mix,
      ARRAY_SIZE(mtk_i2s1_ch2_mix)),

SND_SOC_DAPM_MIXER("I2S3_CH1", SND_SOC_NOPM, 0, 0,
      mtk_i2s3_ch1_mix,
      ARRAY_SIZE(mtk_i2s3_ch1_mix)),
SND_SOC_DAPM_MIXER("I2S3_CH2", SND_SOC_NOPM, 0, 0,
      mtk_i2s3_ch2_mix,
      ARRAY_SIZE(mtk_i2s3_ch2_mix)),

SND_SOC_DAPM_MIXER("I2S5_CH1", SND_SOC_NOPM, 0, 0,
      mtk_i2s5_ch1_mix,
      ARRAY_SIZE(mtk_i2s5_ch1_mix)),
SND_SOC_DAPM_MIXER("I2S5_CH2", SND_SOC_NOPM, 0, 0,
      mtk_i2s5_ch2_mix,
      ARRAY_SIZE(mtk_i2s5_ch2_mix)),

SND_SOC_DAPM_MIXER("I2S7_CH1", SND_SOC_NOPM, 0, 0,
      mtk_i2s7_ch1_mix,
      ARRAY_SIZE(mtk_i2s7_ch1_mix)),
SND_SOC_DAPM_MIXER("I2S7_CH2", SND_SOC_NOPM, 0, 0,
      mtk_i2s7_ch2_mix,
      ARRAY_SIZE(mtk_i2s7_ch2_mix)),

SND_SOC_DAPM_MIXER("I2S9_CH1", SND_SOC_NOPM, 0, 0,
      mtk_i2s9_ch1_mix,
      ARRAY_SIZE(mtk_i2s9_ch1_mix)),
SND_SOC_DAPM_MIXER("I2S9_CH2", SND_SOC_NOPM, 0, 0,
      mtk_i2s9_ch2_mix,
      ARRAY_SIZE(mtk_i2s9_ch2_mix)),

SND_SOC_DAPM_MUX_E("I2S1_TINYCONN_CH1_MUX", SND_SOC_NOPM, 0, 0,
      &i2s1_tinyconn_ch1_mux_control,
      i2s_out_tinyconn_event,
      SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_PRE_PMD),
SND_SOC_DAPM_MUX_E("I2S1_TINYCONN_CH2_MUX", SND_SOC_NOPM, 0, 0,
      &i2s1_tinyconn_ch2_mux_control,
      i2s_out_tinyconn_event,
      SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_PRE_PMD),
SND_SOC_DAPM_MUX_E("I2S3_TINYCONN_CH1_MUX", SND_SOC_NOPM, 0, 0,
      &i2s3_tinyconn_ch1_mux_control,
      i2s_out_tinyconn_event,
      SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_PRE_PMD),
SND_SOC_DAPM_MUX_E("I2S3_TINYCONN_CH2_MUX", SND_SOC_NOPM, 0, 0,
      &i2s3_tinyconn_ch2_mux_control,
      i2s_out_tinyconn_event,
      SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_PRE_PMD),

/* i2s en*/
SND_SOC_DAPM_SUPPLY_S("I2S0_EN", SUPPLY_SEQ_I2S_EN,
         AFE_I2S_CON, I2S_EN_SFT, 0,
         mtk_i2s_en_event,
         SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
SND_SOC_DAPM_SUPPLY_S("I2S1_EN", SUPPLY_SEQ_I2S_EN,
         AFE_I2S_CON1, I2S_EN_SFT, 0,
         mtk_i2s_en_event,
         SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
SND_SOC_DAPM_SUPPLY_S("I2S2_EN", SUPPLY_SEQ_I2S_EN,
         AFE_I2S_CON2, I2S_EN_SFT, 0,
         mtk_i2s_en_event,
         SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
SND_SOC_DAPM_SUPPLY_S("I2S3_EN", SUPPLY_SEQ_I2S_EN,
         AFE_I2S_CON3, I2S_EN_SFT, 0,
         mtk_i2s_en_event,
         SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
SND_SOC_DAPM_SUPPLY_S("I2S5_EN", SUPPLY_SEQ_I2S_EN,
         AFE_I2S_CON4, I2S5_EN_SFT, 0,
         mtk_i2s_en_event,
         SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
SND_SOC_DAPM_SUPPLY_S("I2S6_EN", SUPPLY_SEQ_I2S_EN,
         AFE_I2S_CON6, I2S6_EN_SFT, 0,
         mtk_i2s_en_event,
         SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
SND_SOC_DAPM_SUPPLY_S("I2S7_EN", SUPPLY_SEQ_I2S_EN,
         AFE_I2S_CON7, I2S7_EN_SFT, 0,
         mtk_i2s_en_event,
         SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
SND_SOC_DAPM_SUPPLY_S("I2S8_EN", SUPPLY_SEQ_I2S_EN,
         AFE_I2S_CON8, I2S8_EN_SFT, 0,
         mtk_i2s_en_event,
         SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
SND_SOC_DAPM_SUPPLY_S("I2S9_EN", SUPPLY_SEQ_I2S_EN,
         AFE_I2S_CON9, I2S9_EN_SFT, 0,
         mtk_i2s_en_event,
         SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
/* i2s hd en */
SND_SOC_DAPM_SUPPLY_S(I2S0_HD_EN_W_NAME, SUPPLY_SEQ_I2S_HD_EN,
         AFE_I2S_CON, I2S1_HD_EN_SFT, 0, NULL, 0),
SND_SOC_DAPM_SUPPLY_S(I2S1_HD_EN_W_NAME, SUPPLY_SEQ_I2S_HD_EN,
         AFE_I2S_CON1, I2S2_HD_EN_SFT, 0, NULL, 0),
SND_SOC_DAPM_SUPPLY_S(I2S2_HD_EN_W_NAME, SUPPLY_SEQ_I2S_HD_EN,
         AFE_I2S_CON2, I2S3_HD_EN_SFT, 0, NULL, 0),
SND_SOC_DAPM_SUPPLY_S(I2S3_HD_EN_W_NAME, SUPPLY_SEQ_I2S_HD_EN,
         AFE_I2S_CON3, I2S4_HD_EN_SFT, 0, NULL, 0),
SND_SOC_DAPM_SUPPLY_S(I2S5_HD_EN_W_NAME, SUPPLY_SEQ_I2S_HD_EN,
         AFE_I2S_CON4, I2S5_HD_EN_SFT, 0, NULL, 0),
SND_SOC_DAPM_SUPPLY_S(I2S6_HD_EN_W_NAME, SUPPLY_SEQ_I2S_HD_EN,
         AFE_I2S_CON6, I2S6_HD_EN_SFT, 0, NULL, 0),
SND_SOC_DAPM_SUPPLY_S(I2S7_HD_EN_W_NAME, SUPPLY_SEQ_I2S_HD_EN,
         AFE_I2S_CON7, I2S7_HD_EN_SFT, 0, NULL, 0),
SND_SOC_DAPM_SUPPLY_S(I2S8_HD_EN_W_NAME, SUPPLY_SEQ_I2S_HD_EN,
         AFE_I2S_CON8, I2S8_HD_EN_SFT, 0, NULL, 0),
SND_SOC_DAPM_SUPPLY_S(I2S9_HD_EN_W_NAME, SUPPLY_SEQ_I2S_HD_EN,
         AFE_I2S_CON9, I2S9_HD_EN_SFT, 0, NULL, 0),

/* i2s mclk en */
SND_SOC_DAPM_SUPPLY_S(I2S0_MCLK_EN_W_NAME, SUPPLY_SEQ_I2S_MCLK_EN,
         SND_SOC_NOPM, 0, 0,
         mtk_mclk_en_event,
         SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
SND_SOC_DAPM_SUPPLY_S(I2S1_MCLK_EN_W_NAME, SUPPLY_SEQ_I2S_MCLK_EN,
         SND_SOC_NOPM, 0, 0,
         mtk_mclk_en_event,
         SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
SND_SOC_DAPM_SUPPLY_S(I2S2_MCLK_EN_W_NAME, SUPPLY_SEQ_I2S_MCLK_EN,
         SND_SOC_NOPM, 0, 0,
         mtk_mclk_en_event,
         SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
SND_SOC_DAPM_SUPPLY_S(I2S3_MCLK_EN_W_NAME, SUPPLY_SEQ_I2S_MCLK_EN,
         SND_SOC_NOPM, 0, 0,
         mtk_mclk_en_event,
         SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
SND_SOC_DAPM_SUPPLY_S(I2S5_MCLK_EN_W_NAME, SUPPLY_SEQ_I2S_MCLK_EN,
         SND_SOC_NOPM, 0, 0,
         mtk_mclk_en_event,
         SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
SND_SOC_DAPM_SUPPLY_S(I2S6_MCLK_EN_W_NAME, SUPPLY_SEQ_I2S_MCLK_EN,
         SND_SOC_NOPM, 0, 0,
         mtk_mclk_en_event,
         SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
SND_SOC_DAPM_SUPPLY_S(I2S7_MCLK_EN_W_NAME, SUPPLY_SEQ_I2S_MCLK_EN,
         SND_SOC_NOPM, 0, 0,
         mtk_mclk_en_event,
         SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
SND_SOC_DAPM_SUPPLY_S(I2S8_MCLK_EN_W_NAME, SUPPLY_SEQ_I2S_MCLK_EN,
         SND_SOC_NOPM, 0, 0,
         mtk_mclk_en_event,
         SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
SND_SOC_DAPM_SUPPLY_S(I2S9_MCLK_EN_W_NAME, SUPPLY_SEQ_I2S_MCLK_EN,
         SND_SOC_NOPM, 0, 0,
         mtk_mclk_en_event,
         SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),

/* apll */
SND_SOC_DAPM_SUPPLY_S(APLL1_W_NAME, SUPPLY_SEQ_APLL,
         SND_SOC_NOPM, 0, 0,
         mtk_apll_event,
         SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
SND_SOC_DAPM_SUPPLY_S(APLL2_W_NAME, SUPPLY_SEQ_APLL,
         SND_SOC_NOPM, 0, 0,
         mtk_apll_event,
         SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),

/* allow i2s on without codec on */
SND_SOC_DAPM_OUTPUT("I2S_DUMMY_OUT"),
SND_SOC_DAPM_MUX("I2S1_Out_Mux",
    SND_SOC_NOPM, 0, 0, &i2s1_out_mux_control),
SND_SOC_DAPM_MUX("I2S3_Out_Mux",
    SND_SOC_NOPM, 0, 0, &i2s3_out_mux_control),
SND_SOC_DAPM_MUX("I2S5_Out_Mux",
    SND_SOC_NOPM, 0, 0, &i2s5_out_mux_control),
SND_SOC_DAPM_MUX("I2S7_Out_Mux",
    SND_SOC_NOPM, 0, 0, &i2s7_out_mux_control),
SND_SOC_DAPM_MUX("I2S9_Out_Mux",
    SND_SOC_NOPM, 0, 0, &i2s9_out_mux_control),

SND_SOC_DAPM_INPUT("I2S_DUMMY_IN"),
SND_SOC_DAPM_MUX("I2S0_In_Mux",
    SND_SOC_NOPM, 0, 0, &i2s0_in_mux_control),
SND_SOC_DAPM_MUX("I2S8_In_Mux",
    SND_SOC_NOPM, 0, 0, &i2s8_in_mux_control),

/* i2s in lpbk */
SND_SOC_DAPM_MUX("I2S0_Lpbk_Mux",
    SND_SOC_NOPM, 0, 0, &i2s0_lpbk_mux_control),
SND_SOC_DAPM_MUX("I2S2_Lpbk_Mux",
    SND_SOC_NOPM, 0, 0, &i2s2_lpbk_mux_control),
};

static int mtk_afe_i2s_share_connect(struct snd_soc_dapm_widget *source,
         struct snd_soc_dapm_widget *sink)
{
struct snd_soc_dapm_widget *w = sink;
struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
struct mtk_base_afe *afe = snd_soc_component_get_drvdata(cmpnt);
struct mtk_afe_i2s_priv *i2s_priv;

i2s_priv = get_i2s_priv_by_name(afe, sink->name);
if (!i2s_priv) {
  dev_warn(afe->dev, "%s(), i2s_priv == NULL", __func__);
  return 0;
}

if (i2s_priv->share_i2s_id < 0)
  return 0;

return i2s_priv->share_i2s_id == get_i2s_id_by_name(afe, source->name);
}

static int mtk_afe_i2s_hd_connect(struct snd_soc_dapm_widget *source,
      struct snd_soc_dapm_widget *sink)
{
struct snd_soc_dapm_widget *w = sink;
struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
struct mtk_base_afe *afe = snd_soc_component_get_drvdata(cmpnt);
struct mtk_afe_i2s_priv *i2s_priv;

i2s_priv = get_i2s_priv_by_name(afe, sink->name);
if (!i2s_priv) {
  dev_warn(afe->dev, "%s(), i2s_priv == NULL", __func__);
  return 0;
}

if (get_i2s_id_by_name(afe, sink->name) ==
     get_i2s_id_by_name(afe, source->name))
  return i2s_priv->low_jitter_en;

/* check if share i2s need hd en */
if (i2s_priv->share_i2s_id < 0)
  return 0;

if (i2s_priv->share_i2s_id == get_i2s_id_by_name(afe, source->name))
  return i2s_priv->low_jitter_en;

return 0;
}

static int mtk_afe_i2s_apll_connect(struct snd_soc_dapm_widget *source,
        struct snd_soc_dapm_widget *sink)
{
struct snd_soc_dapm_widget *w = sink;
struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
struct mtk_base_afe *afe = snd_soc_component_get_drvdata(cmpnt);
struct mtk_afe_i2s_priv *i2s_priv;
int cur_apll;
int i2s_need_apll;

i2s_priv = get_i2s_priv_by_name(afe, w->name);
if (!i2s_priv) {
  dev_warn(afe->dev, "%s(), i2s_priv == NULL", __func__);
  return 0;
}

/* which apll */
cur_apll = mt8192_get_apll_by_name(afe, source->name);

/* choose APLL from i2s rate */
i2s_need_apll = mt8192_get_apll_by_rate(afe, i2s_priv->rate);

if (i2s_need_apll == cur_apll)
  return 1;

return 0;
}

static int mtk_afe_i2s_mclk_connect(struct snd_soc_dapm_widget *source,
        struct snd_soc_dapm_widget *sink)
{
struct snd_soc_dapm_widget *w = sink;
struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
struct mtk_base_afe *afe = snd_soc_component_get_drvdata(cmpnt);
struct mtk_afe_i2s_priv *i2s_priv;

i2s_priv = get_i2s_priv_by_name(afe, sink->name);
if (!i2s_priv) {
  dev_warn(afe->dev, "%s(), i2s_priv == NULL", __func__);
  return 0;
}

if (get_i2s_id_by_name(afe, sink->name) ==
     get_i2s_id_by_name(afe, source->name))
  return (i2s_priv->mclk_rate > 0) ? 1 : 0;

/* check if share i2s need mclk */
if (i2s_priv->share_i2s_id < 0)
  return 0;

if (i2s_priv->share_i2s_id == get_i2s_id_by_name(afe, source->name))
  return (i2s_priv->mclk_rate > 0) ? 1 : 0;

return 0;
}

static int mtk_afe_mclk_apll_connect(struct snd_soc_dapm_widget *source,
         struct snd_soc_dapm_widget *sink)
{
struct snd_soc_dapm_widget *w = sink;
struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
struct mtk_base_afe *afe = snd_soc_component_get_drvdata(cmpnt);
struct mtk_afe_i2s_priv *i2s_priv;
int cur_apll;

i2s_priv = get_i2s_priv_by_name(afe, w->name);
if (!i2s_priv) {
  dev_warn(afe->dev, "%s(), i2s_priv == NULL", __func__);
  return 0;
}

/* which apll */
cur_apll = mt8192_get_apll_by_name(afe, source->name);

if (i2s_priv->mclk_apll == cur_apll)
  return 1;

return 0;
}

static const struct snd_soc_dapm_route mtk_dai_i2s_routes[] = {
{"Connsys I2S", NULL, "CONNSYS"},

/* i2s0 */
{"I2S0", NULL, "I2S0_EN"},
{"I2S0", NULL, "I2S1_EN", mtk_afe_i2s_share_connect},
{"I2S0", NULL, "I2S2_EN", mtk_afe_i2s_share_connect},
{"I2S0", NULL, "I2S3_EN", mtk_afe_i2s_share_connect},
{"I2S0", NULL, "I2S5_EN", mtk_afe_i2s_share_connect},
{"I2S0", NULL, "I2S6_EN", mtk_afe_i2s_share_connect},
{"I2S0", NULL, "I2S7_EN", mtk_afe_i2s_share_connect},
{"I2S0", NULL, "I2S8_EN", mtk_afe_i2s_share_connect},
{"I2S0", NULL, "I2S9_EN", mtk_afe_i2s_share_connect},

{"I2S0", NULL, I2S0_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{"I2S0", NULL, I2S1_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{"I2S0", NULL, I2S2_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{"I2S0", NULL, I2S3_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{"I2S0", NULL, I2S5_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{"I2S0", NULL, I2S6_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{"I2S0", NULL, I2S7_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{"I2S0", NULL, I2S8_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{"I2S0", NULL, I2S9_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{I2S0_HD_EN_W_NAME, NULL, APLL1_W_NAME, mtk_afe_i2s_apll_connect},
{I2S0_HD_EN_W_NAME, NULL, APLL2_W_NAME, mtk_afe_i2s_apll_connect},

{"I2S0", NULL, I2S0_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{"I2S0", NULL, I2S1_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{"I2S0", NULL, I2S2_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{"I2S0", NULL, I2S3_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{"I2S0", NULL, I2S5_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{"I2S0", NULL, I2S6_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{"I2S0", NULL, I2S7_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{"I2S0", NULL, I2S8_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{"I2S0", NULL, I2S9_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{I2S0_MCLK_EN_W_NAME, NULL, APLL1_W_NAME, mtk_afe_mclk_apll_connect},
{I2S0_MCLK_EN_W_NAME, NULL, APLL2_W_NAME, mtk_afe_mclk_apll_connect},

/* i2s1 */
{"I2S1_CH1", "DL1_CH1", "DL1"},
{"I2S1_CH2", "DL1_CH2", "DL1"},
{"I2S1_TINYCONN_CH1_MUX", "DL1_CH1", "DL1"},
{"I2S1_TINYCONN_CH2_MUX", "DL1_CH2", "DL1"},

{"I2S1_CH1", "DL2_CH1", "DL2"},
{"I2S1_CH2", "DL2_CH2", "DL2"},
{"I2S1_TINYCONN_CH1_MUX", "DL2_CH1", "DL2"},
{"I2S1_TINYCONN_CH2_MUX", "DL2_CH2", "DL2"},

{"I2S1_CH1", "DL3_CH1", "DL3"},
{"I2S1_CH2", "DL3_CH2", "DL3"},
{"I2S1_TINYCONN_CH1_MUX", "DL3_CH1", "DL3"},
{"I2S1_TINYCONN_CH2_MUX", "DL3_CH2", "DL3"},

{"I2S1_CH1", "DL12_CH1", "DL12"},
{"I2S1_CH2", "DL12_CH2", "DL12"},
{"I2S1_TINYCONN_CH1_MUX", "DL12_CH1", "DL12"},
{"I2S1_TINYCONN_CH2_MUX", "DL12_CH2", "DL12"},

{"I2S1_CH1", "DL4_CH1", "DL4"},
{"I2S1_CH2", "DL4_CH2", "DL4"},

{"I2S1_CH1", "DL5_CH1", "DL5"},
{"I2S1_CH2", "DL5_CH2", "DL5"},

{"I2S1_CH1", "DL6_CH1", "DL6"},
{"I2S1_CH2", "DL6_CH2", "DL6"},

{"I2S1_CH1", "DL8_CH1", "DL8"},
{"I2S1_CH2", "DL8_CH2", "DL8"},

{"I2S1", NULL, "I2S1_CH1"},
{"I2S1", NULL, "I2S1_CH2"},
{"I2S1", NULL, "I2S3_TINYCONN_CH1_MUX"},
{"I2S1", NULL, "I2S3_TINYCONN_CH2_MUX"},

{"I2S1", NULL, "I2S0_EN", mtk_afe_i2s_share_connect},
{"I2S1", NULL, "I2S1_EN"},
{"I2S1", NULL, "I2S2_EN", mtk_afe_i2s_share_connect},
{"I2S1", NULL, "I2S3_EN", mtk_afe_i2s_share_connect},
{"I2S1", NULL, "I2S5_EN", mtk_afe_i2s_share_connect},
{"I2S1", NULL, "I2S6_EN", mtk_afe_i2s_share_connect},
{"I2S1", NULL, "I2S7_EN", mtk_afe_i2s_share_connect},
{"I2S1", NULL, "I2S8_EN", mtk_afe_i2s_share_connect},
{"I2S1", NULL, "I2S9_EN", mtk_afe_i2s_share_connect},

{"I2S1", NULL, I2S0_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{"I2S1", NULL, I2S1_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{"I2S1", NULL, I2S2_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{"I2S1", NULL, I2S3_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{"I2S1", NULL, I2S5_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{"I2S1", NULL, I2S6_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{"I2S1", NULL, I2S7_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{"I2S1", NULL, I2S8_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{"I2S1", NULL, I2S9_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{I2S1_HD_EN_W_NAME, NULL, APLL1_W_NAME, mtk_afe_i2s_apll_connect},
{I2S1_HD_EN_W_NAME, NULL, APLL2_W_NAME, mtk_afe_i2s_apll_connect},

{"I2S1", NULL, I2S0_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{"I2S1", NULL, I2S1_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{"I2S1", NULL, I2S2_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{"I2S1", NULL, I2S3_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{"I2S1", NULL, I2S5_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{"I2S1", NULL, I2S6_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{"I2S1", NULL, I2S7_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{"I2S1", NULL, I2S8_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{"I2S1", NULL, I2S9_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{I2S1_MCLK_EN_W_NAME, NULL, APLL1_W_NAME, mtk_afe_mclk_apll_connect},
{I2S1_MCLK_EN_W_NAME, NULL, APLL2_W_NAME, mtk_afe_mclk_apll_connect},

/* i2s2 */
{"I2S2", NULL, "I2S0_EN", mtk_afe_i2s_share_connect},
{"I2S2", NULL, "I2S1_EN", mtk_afe_i2s_share_connect},
{"I2S2", NULL, "I2S2_EN"},
{"I2S2", NULL, "I2S3_EN", mtk_afe_i2s_share_connect},
{"I2S2", NULL, "I2S5_EN", mtk_afe_i2s_share_connect},
{"I2S2", NULL, "I2S6_EN", mtk_afe_i2s_share_connect},
{"I2S2", NULL, "I2S7_EN", mtk_afe_i2s_share_connect},
{"I2S2", NULL, "I2S8_EN", mtk_afe_i2s_share_connect},
{"I2S2", NULL, "I2S9_EN", mtk_afe_i2s_share_connect},

{"I2S2", NULL, I2S0_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{"I2S2", NULL, I2S1_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{"I2S2", NULL, I2S2_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{"I2S2", NULL, I2S3_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{"I2S2", NULL, I2S5_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{"I2S2", NULL, I2S6_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{"I2S2", NULL, I2S7_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{"I2S2", NULL, I2S8_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{"I2S2", NULL, I2S9_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{I2S2_HD_EN_W_NAME, NULL, APLL1_W_NAME, mtk_afe_i2s_apll_connect},
{I2S2_HD_EN_W_NAME, NULL, APLL2_W_NAME, mtk_afe_i2s_apll_connect},

{"I2S2", NULL, I2S0_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{"I2S2", NULL, I2S1_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{"I2S2", NULL, I2S2_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{"I2S2", NULL, I2S3_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{"I2S2", NULL, I2S5_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{"I2S2", NULL, I2S6_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{"I2S2", NULL, I2S7_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{"I2S2", NULL, I2S8_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{"I2S2", NULL, I2S9_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{I2S2_MCLK_EN_W_NAME, NULL, APLL1_W_NAME, mtk_afe_mclk_apll_connect},
{I2S2_MCLK_EN_W_NAME, NULL, APLL2_W_NAME, mtk_afe_mclk_apll_connect},

/* i2s3 */
{"I2S3_CH1", "DL1_CH1", "DL1"},
{"I2S3_CH2", "DL1_CH2", "DL1"},
{"I2S3_TINYCONN_CH1_MUX", "DL1_CH1", "DL1"},
{"I2S3_TINYCONN_CH2_MUX", "DL1_CH2", "DL1"},

{"I2S3_CH1", "DL2_CH1", "DL2"},
{"I2S3_CH2", "DL2_CH2", "DL2"},
{"I2S3_TINYCONN_CH1_MUX", "DL2_CH1", "DL2"},
{"I2S3_TINYCONN_CH2_MUX", "DL2_CH2", "DL2"},

{"I2S3_CH1", "DL3_CH1", "DL3"},
{"I2S3_CH2", "DL3_CH2", "DL3"},
{"I2S3_TINYCONN_CH1_MUX", "DL3_CH1", "DL3"},
{"I2S3_TINYCONN_CH2_MUX", "DL3_CH2", "DL3"},

{"I2S3_CH1", "DL12_CH1", "DL12"},
{"I2S3_CH2", "DL12_CH2", "DL12"},
{"I2S3_TINYCONN_CH1_MUX", "DL12_CH1", "DL12"},
{"I2S3_TINYCONN_CH2_MUX", "DL12_CH2", "DL12"},

{"I2S3_CH1", "DL4_CH1", "DL4"},
{"I2S3_CH2", "DL4_CH2", "DL4"},

{"I2S3_CH1", "DL5_CH1", "DL5"},
{"I2S3_CH2", "DL5_CH2", "DL5"},

{"I2S3_CH1", "DL6_CH1", "DL6"},
{"I2S3_CH2", "DL6_CH2", "DL6"},

{"I2S3_CH1", "DL8_CH1", "DL8"},
{"I2S3_CH2", "DL8_CH2", "DL8"},

{"I2S3", NULL, "I2S3_CH1"},
{"I2S3", NULL, "I2S3_CH2"},
{"I2S3", NULL, "I2S3_TINYCONN_CH1_MUX"},
{"I2S3", NULL, "I2S3_TINYCONN_CH2_MUX"},

{"I2S3", NULL, "I2S0_EN", mtk_afe_i2s_share_connect},
{"I2S3", NULL, "I2S1_EN", mtk_afe_i2s_share_connect},
{"I2S3", NULL, "I2S2_EN", mtk_afe_i2s_share_connect},
{"I2S3", NULL, "I2S3_EN"},
{"I2S3", NULL, "I2S5_EN", mtk_afe_i2s_share_connect},
{"I2S3", NULL, "I2S6_EN", mtk_afe_i2s_share_connect},
{"I2S3", NULL, "I2S7_EN", mtk_afe_i2s_share_connect},
{"I2S3", NULL, "I2S8_EN", mtk_afe_i2s_share_connect},
{"I2S3", NULL, "I2S9_EN", mtk_afe_i2s_share_connect},

{"I2S3", NULL, I2S0_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{"I2S3", NULL, I2S1_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{"I2S3", NULL, I2S2_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{"I2S3", NULL, I2S3_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{"I2S3", NULL, I2S5_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{"I2S3", NULL, I2S6_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{"I2S3", NULL, I2S7_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{"I2S3", NULL, I2S8_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{"I2S3", NULL, I2S9_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{I2S3_HD_EN_W_NAME, NULL, APLL1_W_NAME, mtk_afe_i2s_apll_connect},
{I2S3_HD_EN_W_NAME, NULL, APLL2_W_NAME, mtk_afe_i2s_apll_connect},

{"I2S3", NULL, I2S0_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{"I2S3", NULL, I2S1_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{"I2S3", NULL, I2S2_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{"I2S3", NULL, I2S3_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{"I2S3", NULL, I2S5_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{"I2S3", NULL, I2S6_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{"I2S3", NULL, I2S7_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{"I2S3", NULL, I2S8_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{"I2S3", NULL, I2S9_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{I2S3_MCLK_EN_W_NAME, NULL, APLL1_W_NAME, mtk_afe_mclk_apll_connect},
{I2S3_MCLK_EN_W_NAME, NULL, APLL2_W_NAME, mtk_afe_mclk_apll_connect},

/* i2s5 */
{"I2S5_CH1", "DL1_CH1", "DL1"},
{"I2S5_CH2", "DL1_CH2", "DL1"},

{"I2S5_CH1", "DL2_CH1", "DL2"},
{"I2S5_CH2", "DL2_CH2", "DL2"},

{"I2S5_CH1", "DL3_CH1", "DL3"},
{"I2S5_CH2", "DL3_CH2", "DL3"},

{"I2S5_CH1", "DL12_CH1", "DL12"},
{"I2S5_CH2", "DL12_CH2", "DL12"},

{"I2S5_CH1", "DL4_CH1", "DL4"},
{"I2S5_CH2", "DL4_CH2", "DL4"},

{"I2S5_CH1", "DL5_CH1", "DL5"},
{"I2S5_CH2", "DL5_CH2", "DL5"},

{"I2S5_CH1", "DL6_CH1", "DL6"},
{"I2S5_CH2", "DL6_CH2", "DL6"},

{"I2S5_CH1", "DL8_CH1", "DL8"},
{"I2S5_CH2", "DL8_CH2", "DL8"},

{"I2S5", NULL, "I2S5_CH1"},
{"I2S5", NULL, "I2S5_CH2"},

{"I2S5", NULL, "I2S0_EN", mtk_afe_i2s_share_connect},
{"I2S5", NULL, "I2S1_EN", mtk_afe_i2s_share_connect},
{"I2S5", NULL, "I2S2_EN", mtk_afe_i2s_share_connect},
{"I2S5", NULL, "I2S3_EN", mtk_afe_i2s_share_connect},
{"I2S5", NULL, "I2S5_EN"},
{"I2S5", NULL, "I2S6_EN", mtk_afe_i2s_share_connect},
{"I2S5", NULL, "I2S7_EN", mtk_afe_i2s_share_connect},
{"I2S5", NULL, "I2S8_EN", mtk_afe_i2s_share_connect},
{"I2S5", NULL, "I2S9_EN", mtk_afe_i2s_share_connect},

{"I2S5", NULL, I2S0_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{"I2S5", NULL, I2S1_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{"I2S5", NULL, I2S2_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{"I2S5", NULL, I2S3_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{"I2S5", NULL, I2S5_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{"I2S5", NULL, I2S6_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{"I2S5", NULL, I2S7_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{"I2S5", NULL, I2S8_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{"I2S5", NULL, I2S9_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{I2S5_HD_EN_W_NAME, NULL, APLL1_W_NAME, mtk_afe_i2s_apll_connect},
{I2S5_HD_EN_W_NAME, NULL, APLL2_W_NAME, mtk_afe_i2s_apll_connect},

{"I2S5", NULL, I2S0_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{"I2S5", NULL, I2S1_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{"I2S5", NULL, I2S2_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{"I2S5", NULL, I2S3_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{"I2S5", NULL, I2S5_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{"I2S5", NULL, I2S6_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{"I2S5", NULL, I2S7_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{"I2S5", NULL, I2S8_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{"I2S5", NULL, I2S9_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{I2S5_MCLK_EN_W_NAME, NULL, APLL1_W_NAME, mtk_afe_mclk_apll_connect},
{I2S5_MCLK_EN_W_NAME, NULL, APLL2_W_NAME, mtk_afe_mclk_apll_connect},

/* i2s6 */
{"I2S6", NULL, "I2S0_EN", mtk_afe_i2s_share_connect},
{"I2S6", NULL, "I2S1_EN", mtk_afe_i2s_share_connect},
{"I2S6", NULL, "I2S2_EN", mtk_afe_i2s_share_connect},
{"I2S6", NULL, "I2S3_EN", mtk_afe_i2s_share_connect},
{"I2S6", NULL, "I2S5_EN", mtk_afe_i2s_share_connect},
{"I2S6", NULL, "I2S6_EN"},
{"I2S6", NULL, "I2S7_EN", mtk_afe_i2s_share_connect},
{"I2S6", NULL, "I2S8_EN", mtk_afe_i2s_share_connect},
{"I2S6", NULL, "I2S9_EN", mtk_afe_i2s_share_connect},

{"I2S6", NULL, I2S0_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{"I2S6", NULL, I2S1_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{"I2S6", NULL, I2S2_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{"I2S6", NULL, I2S3_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{"I2S6", NULL, I2S5_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{"I2S6", NULL, I2S6_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{"I2S6", NULL, I2S7_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{"I2S6", NULL, I2S8_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{"I2S6", NULL, I2S9_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{I2S6_HD_EN_W_NAME, NULL, APLL1_W_NAME, mtk_afe_i2s_apll_connect},
{I2S6_HD_EN_W_NAME, NULL, APLL2_W_NAME, mtk_afe_i2s_apll_connect},

{"I2S6", NULL, I2S0_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{"I2S6", NULL, I2S1_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{"I2S6", NULL, I2S2_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{"I2S6", NULL, I2S3_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{"I2S6", NULL, I2S5_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{"I2S6", NULL, I2S6_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{"I2S6", NULL, I2S7_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{"I2S6", NULL, I2S8_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{"I2S6", NULL, I2S9_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{I2S6_MCLK_EN_W_NAME, NULL, APLL1_W_NAME, mtk_afe_mclk_apll_connect},
{I2S6_MCLK_EN_W_NAME, NULL, APLL2_W_NAME, mtk_afe_mclk_apll_connect},

/* i2s7 */
{"I2S7", NULL, "I2S7_CH1"},
{"I2S7", NULL, "I2S7_CH2"},

{"I2S7", NULL, "I2S0_EN", mtk_afe_i2s_share_connect},
{"I2S7", NULL, "I2S1_EN", mtk_afe_i2s_share_connect},
{"I2S7", NULL, "I2S2_EN", mtk_afe_i2s_share_connect},
{"I2S7", NULL, "I2S3_EN", mtk_afe_i2s_share_connect},
{"I2S7", NULL, "I2S5_EN", mtk_afe_i2s_share_connect},
{"I2S7", NULL, "I2S6_EN", mtk_afe_i2s_share_connect},
{"I2S7", NULL, "I2S7_EN"},
{"I2S7", NULL, "I2S8_EN", mtk_afe_i2s_share_connect},
{"I2S7", NULL, "I2S9_EN", mtk_afe_i2s_share_connect},

{"I2S7", NULL, I2S0_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{"I2S7", NULL, I2S1_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{"I2S7", NULL, I2S2_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{"I2S7", NULL, I2S3_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{"I2S7", NULL, I2S5_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{"I2S7", NULL, I2S6_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{"I2S7", NULL, I2S7_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{"I2S7", NULL, I2S8_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{"I2S7", NULL, I2S9_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{I2S7_HD_EN_W_NAME, NULL, APLL1_W_NAME, mtk_afe_i2s_apll_connect},
{I2S7_HD_EN_W_NAME, NULL, APLL2_W_NAME, mtk_afe_i2s_apll_connect},

{"I2S7", NULL, I2S0_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{"I2S7", NULL, I2S1_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{"I2S7", NULL, I2S2_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{"I2S7", NULL, I2S3_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{"I2S7", NULL, I2S5_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{"I2S7", NULL, I2S6_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{"I2S7", NULL, I2S7_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{"I2S7", NULL, I2S8_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{"I2S7", NULL, I2S9_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{I2S7_MCLK_EN_W_NAME, NULL, APLL1_W_NAME, mtk_afe_mclk_apll_connect},
{I2S7_MCLK_EN_W_NAME, NULL, APLL2_W_NAME, mtk_afe_mclk_apll_connect},

/* i2s8 */
{"I2S8", NULL, "I2S0_EN", mtk_afe_i2s_share_connect},
{"I2S8", NULL, "I2S1_EN", mtk_afe_i2s_share_connect},
{"I2S8", NULL, "I2S2_EN", mtk_afe_i2s_share_connect},
{"I2S8", NULL, "I2S3_EN", mtk_afe_i2s_share_connect},
{"I2S8", NULL, "I2S5_EN", mtk_afe_i2s_share_connect},
{"I2S8", NULL, "I2S6_EN", mtk_afe_i2s_share_connect},
{"I2S8", NULL, "I2S7_EN", mtk_afe_i2s_share_connect},
{"I2S8", NULL, "I2S8_EN"},
{"I2S8", NULL, "I2S9_EN", mtk_afe_i2s_share_connect},

{"I2S8", NULL, I2S0_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{"I2S8", NULL, I2S1_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{"I2S8", NULL, I2S2_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{"I2S8", NULL, I2S3_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{"I2S8", NULL, I2S5_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{"I2S8", NULL, I2S6_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{"I2S8", NULL, I2S7_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{"I2S8", NULL, I2S8_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{"I2S8", NULL, I2S9_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{I2S8_HD_EN_W_NAME, NULL, APLL1_W_NAME, mtk_afe_i2s_apll_connect},
{I2S8_HD_EN_W_NAME, NULL, APLL2_W_NAME, mtk_afe_i2s_apll_connect},

{"I2S8", NULL, I2S0_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{"I2S8", NULL, I2S1_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{"I2S8", NULL, I2S2_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{"I2S8", NULL, I2S3_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{"I2S8", NULL, I2S5_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{"I2S8", NULL, I2S6_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{"I2S8", NULL, I2S7_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{"I2S8", NULL, I2S8_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{"I2S8", NULL, I2S9_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{I2S8_MCLK_EN_W_NAME, NULL, APLL1_W_NAME, mtk_afe_mclk_apll_connect},
{I2S8_MCLK_EN_W_NAME, NULL, APLL2_W_NAME, mtk_afe_mclk_apll_connect},

/* i2s9 */
{"I2S9_CH1", "DL1_CH1", "DL1"},
{"I2S9_CH2", "DL1_CH2", "DL1"},

{"I2S9_CH1", "DL2_CH1", "DL2"},
{"I2S9_CH2", "DL2_CH2", "DL2"},

{"I2S9_CH1", "DL3_CH1", "DL3"},
{"I2S9_CH2", "DL3_CH2", "DL3"},

{"I2S9_CH1", "DL12_CH1", "DL12"},
{"I2S9_CH2", "DL12_CH2", "DL12"},

{"I2S9_CH1", "DL4_CH1", "DL4"},
{"I2S9_CH2", "DL4_CH2", "DL4"},

{"I2S9_CH1", "DL5_CH1", "DL5"},
{"I2S9_CH2", "DL5_CH2", "DL5"},

{"I2S9_CH1", "DL6_CH1", "DL6"},
{"I2S9_CH2", "DL6_CH2", "DL6"},

{"I2S9_CH1", "DL8_CH1", "DL8"},
{"I2S9_CH2", "DL8_CH2", "DL8"},

{"I2S9_CH1", "DL9_CH1", "DL9"},
{"I2S9_CH2", "DL9_CH2", "DL9"},

{"I2S9", NULL, "I2S9_CH1"},
{"I2S9", NULL, "I2S9_CH2"},

{"I2S9", NULL, "I2S0_EN", mtk_afe_i2s_share_connect},
{"I2S9", NULL, "I2S1_EN", mtk_afe_i2s_share_connect},
{"I2S9", NULL, "I2S2_EN", mtk_afe_i2s_share_connect},
{"I2S9", NULL, "I2S3_EN", mtk_afe_i2s_share_connect},
{"I2S9", NULL, "I2S5_EN", mtk_afe_i2s_share_connect},
{"I2S9", NULL, "I2S6_EN", mtk_afe_i2s_share_connect},
{"I2S9", NULL, "I2S7_EN", mtk_afe_i2s_share_connect},
{"I2S9", NULL, "I2S8_EN", mtk_afe_i2s_share_connect},
{"I2S9", NULL, "I2S9_EN"},

{"I2S9", NULL, I2S0_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{"I2S9", NULL, I2S1_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{"I2S9", NULL, I2S2_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{"I2S9", NULL, I2S3_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{"I2S9", NULL, I2S5_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{"I2S9", NULL, I2S6_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{"I2S9", NULL, I2S7_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{"I2S9", NULL, I2S8_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{"I2S9", NULL, I2S9_HD_EN_W_NAME, mtk_afe_i2s_hd_connect},
{I2S9_HD_EN_W_NAME, NULL, APLL1_W_NAME, mtk_afe_i2s_apll_connect},
{I2S9_HD_EN_W_NAME, NULL, APLL2_W_NAME, mtk_afe_i2s_apll_connect},

{"I2S9", NULL, I2S0_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{"I2S9", NULL, I2S1_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{"I2S9", NULL, I2S2_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{"I2S9", NULL, I2S3_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{"I2S9", NULL, I2S5_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{"I2S9", NULL, I2S6_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{"I2S9", NULL, I2S7_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{"I2S9", NULL, I2S8_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{"I2S9", NULL, I2S9_MCLK_EN_W_NAME, mtk_afe_i2s_mclk_connect},
{I2S9_MCLK_EN_W_NAME, NULL, APLL1_W_NAME, mtk_afe_mclk_apll_connect},
{I2S9_MCLK_EN_W_NAME, NULL, APLL2_W_NAME, mtk_afe_mclk_apll_connect},

/* allow i2s on without codec on */
{"I2S0", NULL, "I2S0_In_Mux"},
{"I2S0_In_Mux", "Dummy_Widget", "I2S_DUMMY_IN"},

{"I2S8", NULL, "I2S8_In_Mux"},
{"I2S8_In_Mux", "Dummy_Widget", "I2S_DUMMY_IN"},

{"I2S1_Out_Mux", "Dummy_Widget", "I2S1"},
{"I2S_DUMMY_OUT", NULL, "I2S1_Out_Mux"},

{"I2S3_Out_Mux", "Dummy_Widget", "I2S3"},
{"I2S_DUMMY_OUT", NULL, "I2S3_Out_Mux"},

{"I2S5_Out_Mux", "Dummy_Widget", "I2S5"},
{"I2S_DUMMY_OUT", NULL, "I2S5_Out_Mux"},

{"I2S7_Out_Mux", "Dummy_Widget", "I2S7"},
{"I2S_DUMMY_OUT", NULL, "I2S7_Out_Mux"},

{"I2S9_Out_Mux", "Dummy_Widget", "I2S9"},
{"I2S_DUMMY_OUT", NULL, "I2S9_Out_Mux"},

/* i2s in lpbk */
{"I2S0_Lpbk_Mux", "Lpbk", "I2S3"},
{"I2S2_Lpbk_Mux", "Lpbk", "I2S1"},
{"I2S0", NULL, "I2S0_Lpbk_Mux"},
{"I2S2", NULL, "I2S2_Lpbk_Mux"},
};

/* dai ops */
static int mtk_dai_connsys_i2s_hw_params(struct snd_pcm_substream *substream,
      struct snd_pcm_hw_params *params,
      struct snd_soc_dai *dai)
{
struct mtk_base_afe *afe = snd_soc_dai_get_drvdata(dai);
unsigned int rate = params_rate(params);
unsigned int rate_reg = mt8192_rate_transform(afe->dev,
            rate, dai->id);
unsigned int i2s_con = 0;

dev_dbg(afe->dev, "%s(), id %d, stream %d, rate %d\n",
  __func__, dai->id, substream->stream, rate);

/* non-inverse, i2s mode, proxy mode, 16bits, from connsys */
i2s_con |= 0 << INV_PAD_CTRL_SFT;
i2s_con |= I2S_FMT_I2S << I2S_FMT_SFT;
i2s_con |= 1 << I2S_SRC_SFT;
i2s_con |= get_i2s_wlen(SNDRV_PCM_FORMAT_S16_LE) << I2S_WLEN_SFT;
i2s_con |= 0 << I2SIN_PAD_SEL_SFT;
regmap_write(afe->regmap, AFE_CONNSYS_I2S_CON, i2s_con);

/* use asrc */
regmap_update_bits(afe->regmap,
      AFE_CONNSYS_I2S_CON,
      I2S_BYPSRC_MASK_SFT,
      0x0 << I2S_BYPSRC_SFT);

/* proxy mode, set i2s for asrc */
regmap_update_bits(afe->regmap,
      AFE_CONNSYS_I2S_CON,
      I2S_MODE_MASK_SFT,
      rate_reg << I2S_MODE_SFT);

switch (rate) {
case 32000:
  regmap_write(afe->regmap, AFE_ASRC_2CH_CON3, 0x140000);
  break;
case 44100:
  regmap_write(afe->regmap, AFE_ASRC_2CH_CON3, 0x001B9000);
  break;
default:
  regmap_write(afe->regmap, AFE_ASRC_2CH_CON3, 0x001E0000);
  break;
}

/* Calibration setting */
regmap_write(afe->regmap, AFE_ASRC_2CH_CON4, 0x00140000);
regmap_write(afe->regmap, AFE_ASRC_2CH_CON9, 0x00036000);
regmap_write(afe->regmap, AFE_ASRC_2CH_CON10, 0x0002FC00);
regmap_write(afe->regmap, AFE_ASRC_2CH_CON6, 0x00007EF4);
regmap_write(afe->regmap, AFE_ASRC_2CH_CON5, 0x00FF5986);

/* 0:Stereo 1:Mono */
regmap_update_bits(afe->regmap,
      AFE_ASRC_2CH_CON2,
      CHSET_IS_MONO_MASK_SFT,
      0x0 << CHSET_IS_MONO_SFT);

return 0;
}

static int mtk_dai_connsys_i2s_trigger(struct snd_pcm_substream *substream,
           int cmd, struct snd_soc_dai *dai)
{
struct mtk_base_afe *afe = snd_soc_dai_get_drvdata(dai);
struct mt8192_afe_private *afe_priv = afe->platform_priv;

dev_dbg(afe->dev, "%s(), cmd %d, stream %d\n",
  __func__, cmd, substream->stream);

switch (cmd) {
case SNDRV_PCM_TRIGGER_START:
case SNDRV_PCM_TRIGGER_RESUME:
  /* i2s enable */
  regmap_update_bits(afe->regmap,
       AFE_CONNSYS_I2S_CON,
       I2S_EN_MASK_SFT,
       0x1 << I2S_EN_SFT);

  /* calibrator enable */
  regmap_update_bits(afe->regmap,
       AFE_ASRC_2CH_CON5,
       CALI_EN_MASK_SFT,
       0x1 << CALI_EN_SFT);

  /* asrc enable */
  regmap_update_bits(afe->regmap,
       AFE_ASRC_2CH_CON0,
       CON0_CHSET_STR_CLR_MASK_SFT,
       0x1 << CON0_CHSET_STR_CLR_SFT);
  regmap_update_bits(afe->regmap,
       AFE_ASRC_2CH_CON0,
       CON0_ASM_ON_MASK_SFT,
       0x1 << CON0_ASM_ON_SFT);

  afe_priv->dai_on[dai->id] = true;
  break;
case SNDRV_PCM_TRIGGER_STOP:
case SNDRV_PCM_TRIGGER_SUSPEND:
  regmap_update_bits(afe->regmap,
       AFE_ASRC_2CH_CON0,
       CON0_ASM_ON_MASK_SFT,
       0 << CON0_ASM_ON_SFT);
  regmap_update_bits(afe->regmap,
       AFE_ASRC_2CH_CON5,
       CALI_EN_MASK_SFT,
       0 << CALI_EN_SFT);

  /* i2s disable */
  regmap_update_bits(afe->regmap,
       AFE_CONNSYS_I2S_CON,
       I2S_EN_MASK_SFT,
       0x0 << I2S_EN_SFT);

  /* bypass asrc */
  regmap_update_bits(afe->regmap,
       AFE_CONNSYS_I2S_CON,
       I2S_BYPSRC_MASK_SFT,
       0x1 << I2S_BYPSRC_SFT);

  afe_priv->dai_on[dai->id] = false;
  break;
default:
  return -EINVAL;
}
return 0;
}

static const struct snd_soc_dai_ops mtk_dai_connsys_i2s_ops = {
.hw_params = mtk_dai_connsys_i2s_hw_params,
.trigger = mtk_dai_connsys_i2s_trigger,
};

/* i2s */
static int mtk_dai_i2s_config(struct mtk_base_afe *afe,
         struct snd_pcm_hw_params *params,
         int i2s_id)
{
struct mt8192_afe_private *afe_priv = afe->platform_priv;
struct mtk_afe_i2s_priv *i2s_priv = afe_priv->dai_priv[i2s_id];

unsigned int rate = params_rate(params);
unsigned int rate_reg = mt8192_rate_transform(afe->dev,
            rate, i2s_id);
snd_pcm_format_t format = params_format(params);
unsigned int i2s_con = 0;
int ret = 0;

dev_dbg(afe->dev, "%s(), id %d, rate %d, format %d\n",
  __func__, i2s_id, rate, format);

if (i2s_priv)
  i2s_priv->rate = rate;
else
  dev_warn(afe->dev, "%s(), i2s_priv == NULL", __func__);

switch (i2s_id) {
case MT8192_DAI_I2S_0:
  i2s_con = I2S_IN_PAD_IO_MUX << I2SIN_PAD_SEL_SFT;
  i2s_con |= rate_reg << I2S_OUT_MODE_SFT;
  i2s_con |= I2S_FMT_I2S << I2S_FMT_SFT;
  i2s_con |= get_i2s_wlen(format) << I2S_WLEN_SFT;
  regmap_update_bits(afe->regmap, AFE_I2S_CON,
       0xffffeffe, i2s_con);
  break;
case MT8192_DAI_I2S_1:
  i2s_con = I2S1_SEL_O28_O29 << I2S2_SEL_O03_O04_SFT;
  i2s_con |= rate_reg << I2S2_OUT_MODE_SFT;
  i2s_con |= I2S_FMT_I2S << I2S2_FMT_SFT;
  i2s_con |= get_i2s_wlen(format) << I2S2_WLEN_SFT;
  regmap_update_bits(afe->regmap, AFE_I2S_CON1,
       0xffffeffe, i2s_con);
  break;
case MT8192_DAI_I2S_2:
  i2s_con = 8 << I2S3_UPDATE_WORD_SFT;
  i2s_con |= rate_reg << I2S3_OUT_MODE_SFT;
  i2s_con |= I2S_FMT_I2S << I2S3_FMT_SFT;
  i2s_con |= get_i2s_wlen(format) << I2S3_WLEN_SFT;
  regmap_update_bits(afe->regmap, AFE_I2S_CON2,
       0xffffeffe, i2s_con);
  break;
case MT8192_DAI_I2S_3:
  i2s_con = rate_reg << I2S4_OUT_MODE_SFT;
  i2s_con |= I2S_FMT_I2S << I2S4_FMT_SFT;
  i2s_con |= get_i2s_wlen(format) << I2S4_WLEN_SFT;
  regmap_update_bits(afe->regmap, AFE_I2S_CON3,
       0xffffeffe, i2s_con);
  break;
case MT8192_DAI_I2S_5:
  i2s_con = rate_reg << I2S5_OUT_MODE_SFT;
  i2s_con |= I2S_FMT_I2S << I2S5_FMT_SFT;
  i2s_con |= get_i2s_wlen(format) << I2S5_WLEN_SFT;
  regmap_update_bits(afe->regmap, AFE_I2S_CON4,
       0xffffeffe, i2s_con);
  break;
case MT8192_DAI_I2S_6:
  i2s_con = rate_reg << I2S6_OUT_MODE_SFT;
  i2s_con |= I2S_FMT_I2S << I2S6_FMT_SFT;
  i2s_con |= get_i2s_wlen(format) << I2S6_WLEN_SFT;
  regmap_update_bits(afe->regmap, AFE_I2S_CON6,
       0xffffeffe, i2s_con);
  break;
case MT8192_DAI_I2S_7:
  i2s_con = rate_reg << I2S7_OUT_MODE_SFT;
  i2s_con |= I2S_FMT_I2S << I2S7_FMT_SFT;
  i2s_con |= get_i2s_wlen(format) << I2S7_WLEN_SFT;
  regmap_update_bits(afe->regmap, AFE_I2S_CON7,
       0xffffeffe, i2s_con);
  break;
case MT8192_DAI_I2S_8:
  i2s_con = rate_reg << I2S8_OUT_MODE_SFT;
  i2s_con |= I2S_FMT_I2S << I2S8_FMT_SFT;
  i2s_con |= get_i2s_wlen(format) << I2S8_WLEN_SFT;
  regmap_update_bits(afe->regmap, AFE_I2S_CON8,
       0xffffeffe, i2s_con);
  break;
case MT8192_DAI_I2S_9:
  i2s_con = rate_reg << I2S9_OUT_MODE_SFT;
  i2s_con |= I2S_FMT_I2S << I2S9_FMT_SFT;
  i2s_con |= get_i2s_wlen(format) << I2S9_WLEN_SFT;
  regmap_update_bits(afe->regmap, AFE_I2S_CON9,
       0xffffeffe, i2s_con);
  break;
default:
  dev_warn(afe->dev, "%s(), id %d not support\n",
    __func__, i2s_id);
  return -EINVAL;
}

/* set share i2s */
if (i2s_priv && i2s_priv->share_i2s_id >= 0)
  ret = mtk_dai_i2s_config(afe, params, i2s_priv->share_i2s_id);

return ret;
}

static int mtk_dai_i2s_hw_params(struct snd_pcm_substream *substream,
     struct snd_pcm_hw_params *params,
     struct snd_soc_dai *dai)
{
struct mtk_base_afe *afe = snd_soc_dai_get_drvdata(dai);

return mtk_dai_i2s_config(afe, params, dai->id);
}

static int mtk_dai_i2s_set_sysclk(struct snd_soc_dai *dai,
      int clk_id, unsigned int freq, int dir)
{
struct mtk_base_afe *afe = dev_get_drvdata(dai->dev);
struct mt8192_afe_private *afe_priv = afe->platform_priv;
struct mtk_afe_i2s_priv *i2s_priv = afe_priv->dai_priv[dai->id];
int apll;
int apll_rate;

if (!i2s_priv) {
  dev_warn(afe->dev, "%s(), i2s_priv == NULL", __func__);
  return -EINVAL;
}

if (dir != SND_SOC_CLOCK_OUT) {
  dev_warn(afe->dev, "%s(), dir != SND_SOC_CLOCK_OUT", __func__);
  return -EINVAL;
}

dev_dbg(afe->dev, "%s(), freq %d\n", __func__, freq);

apll = mt8192_get_apll_by_rate(afe, freq);
apll_rate = mt8192_get_apll_rate(afe, apll);

if (freq > apll_rate) {
--> --------------------

--> maximum size reached

--> --------------------

Messung V0.5

¤ Dauer der Verarbeitung: 0.23 Sekunden (vorverarbeitet) ¤

Wurzel

Suchen

Beweissystem der NASA

Beweissystem Isabelle

NIST Cobol Testsuite

Cephes Mathematical Library

Wiener Entwicklungsmethode

Haftungshinweis

Die Informationen auf dieser Webseite wurden nach bestem Wissen sorgfältig zusammengestellt. Es wird jedoch weder Vollständigkeit, noch Richtigkeit, noch Qualität der bereit gestellten Informationen zugesichert.