% % % Purpose : timing aspects of communication with a multi-stage integration % fault model. % % Proofs that the explicit broadcast timing model satisfies the % inexact sampling properties, provided that the source and % destination clocks are within a known precision "pi" % %
timing_integration
[
rho: nonneg_real, % Bound on drift for a good oscillator
min_latency: [nat -> nonneg_real], % Minimum real time latency (in ticks % of real time) of the communication link % between stage i and i+1 % determined by things like length of wire, speed % of light, and clock rate.
var_latency: [nat -> nonneg_real], % Max variation (in ticks of real % time) between stage i and i+1 % caused by both wire length % differences and clock jitter.
stage: [nat -> posnat] % Number of nodes in a given stage
] : THEORY
clk, c_src, c_dst: VAR [j:nat -> [below(stage(j)) -> good_clock[rho]]]
Schedule: VAR [nat -> integer] % The nominal message send time for the given stage
pi: VAR [nat -> nonneg_real]
cf: VAR [nat -> consensus_function]
tau: VAR [nat -> tau_type]
status: VAR [j:nat -> node_status[stage(j)]]
common_check: VAR [j:nat -> non_empty_finite_set[below(stage(j))]]
sent: VAR [j:nat -> [below(stage(j)) -> real]]
% The clocks of stage i, are within pi of the clocks in stage i+1, for all i
clock_relation?(Schedule, c_src, c_dst, pi, j, k): bool = FORALL i: j <= i AND i < k IMPLIES
clock_relation?[rho, min_latency(i), var_latency(i), stage(i), stage(i+1)]
(Schedule(i), c_src(i), c_dst(i+1), pi(i))
Die Informationen auf dieser Webseite wurden
nach bestem Wissen sorgfältig zusammengestellt. Es wird jedoch weder Vollständigkeit, noch Richtigkeit,
noch Qualität der bereit gestellten Informationen zugesichert.
Bemerkung:
Die farbliche Syntaxdarstellung ist noch experimentell.